
mecl high-speed integrated circuits



GENERAL ** INFORMATION =

SELECTOR GUIDES

MECL 10,000 Logic

3

3bis

MECL 10,000 Memories

MECL III MC1600 Series

MI0800 PROCESSOR FAMILY

PHASE-LOCKED LOOP COMPONENTS





Prepared by Technical Information Center

This book presents technical data for a broad line of MECL integrated circuits. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, selector guides are included to simplify the task of choosing the best combination of circuits for optimum system architecture.

The information in this book has been carefully checked and is believed to be reliable; however, no responsibility is assumed for inaccuracies. Furthermore, this information does not convey to the purchaser of microelectronic devices any license under the patent right of any manufacturer.

CONTENTS

	Page
DEVICE INDEX	. ii
CHAPTER 1 – GENERAL INFORMATION	. 1-1
High-Speed Logics	
MECL Products/General Characteristics	
MECL Applications	. 1-4
Basic Considerations for High-Speed Logic Design	. 1-4
Circuit Description	. 1-6
Definitions of Letter Symbols and Abbreviations	. 1-6
Technical Data	
General Characteristics and Specifications	
Maximum Ratings	. 1-9
MECL Transfer Characteristics	
DC Test Parameters	
Noise Margin	
AC/Switching Parameters	
Testing MECL 10,000 and MECL III	
Operational Data	
Power Supply Considerations	
Power Dissipation	
Loading Characteristics	
Unused MECL Inputs	
System Design Considerations	
Thermal Management	
Air Flow	
Thermal Effects on Noise Margin	
Mounting and Heat Sink Suggestions	
Interfacing MECL to Slower Logic Types	
Circuit Interconnections	
Clock Distribution	
Logic Shortcuts	
Summary of Recommendations	
Package Outline Dimensions	. 1-28
Supplementary Literature and Application Notes	. 1-3
CHAPTER 2 – SELECTOR GUIDES	. 2-1
MECL 10,000 Series	. 2-2
MIL-M-38510 JAN Qualified MECL Devices	. 2-4
MECL III MC1600 Series	. 2-5
CHAPTER 3 - MECL 10,000 SERIES DATA SHEETS	. 3-1
CHAPTER 4 - MECL III MC1600 SERIES DATA SHEETS	. 4-1
CHAPTER 5 - MI0800 PROCESSOR FAMILY	. 5-1
CHAPTER 6 - PHASE-LOCKED LOOP COMPONENTS	. 6-1

DEVICE INDEX

Device Number	Function	Pag
MC1648/MC1648M	Voltage-Controlled Oscillator	4-2
MC1650/MC1651 MC1654	Dual A/D Converter	. 4-10
MC1658	Binary Counter	. 4-20
MC1660	Voltage-Controlled Multivibrator	. 4-22
MC1662	Quad 2-Input NOR Gate	
MC1664	Quad 2-Input OR Gate	4-27
MC1666	Dual Clocked R-S Flip-Flop	4-20
MC1668	Dual Clocked Latch	. 4-30
MC1670	Master-Slave Flip-Flop	. 4-31
MC1672	Triple 2-Input Exclusive-OR Gate	. 4-34
MC1674	Triple 2-Input Exclusive-NOR Gate	. 4-35
MC1678	Bi-Quinary Counter	. 4-36
MC1688	Dual 4-5-Input OR/NOR Gate	. 4-38
MC1690	UHF Prescaler Type D Flip-Flop	4-39
MC1692	Quad Line Receiver	. 4-41
MC1694 MC1697	4-Bit Shift Register	. 4-43
MC1697 MC1699	1-GHz Divide-by-Four Prescaler	. 4-44
WC 1699	Divide-by-Four Gigahertz Counter	. 4-47
MC10100/MC10500	Quad 2-Input NOR Gate with Strobe	. 3-2
MC10101/MC10501 MC10102/MC10502	Quad OR/NOR Gate	. 3-3
MC10102/MC10502 MC10103/MC10503	Quad 2-Input NOR Gate	. 3-3
MC10104/MC10504	Quad 2-Input OR Gate	. 3-4 . 3-5
MC10105/MC10505	Triple 2-3-2 Input OR/NOR Gate	
MC10106/MC10506	Triple 4-3-3 Input NOR Gate	. 3-6 . 3-6
MC10107/MC10507	Triple 2-Input Exclusive OR/Exclusive NOR.	3-7
MC10109/MC10509	Dual 4-5 Input OR/NOR Gate	3-8
MC10110	Dual 3-Input 3-Output OR Gate	3-9
MC10111	Dual 3-Input 3-Output NOR Gate	. 3-9
MC10113/MC10513	Quad Exclusive OR Gate	3-10
MC10114/MC10514	Triple Line Receiver	3-11
MC10115/MC10515 MC10116/MC10516	Quad Line Receiver	3-13
WC 10110/WC 10516	Triple Line Receiver	
MC10117/MC10517 MC10118/MC10518	Dual 2-Wide 2-3-Input OR-AND/OR-AND-INVERT Gate	3-14
MC10119/MC10518	Dual 2-Wide 3-Input OR-AND Gate	3-15
MC10121/MC10521	4-WIDE 4-3-3-3-Input OR-AND Gate	3-16
MC10123	Triple 4-3-3-Input Bus Driver	3-17
MC10124/MC10524	Quad TTL-to-MECL Translator	2 10
MC10125/MC10525	Quad MECL-to-TTL Translator	3-13
MC10128	Dual Bus Driver (MECL 10,000 to TTL/IBM)	3-24
MC10129	Quad Bus Receiver (TTL/IBM to MECL 10,000)	3-30
MC10130/MC10530	Dual Latch	
MC10131/MC10531	Dual Type D Master-Slave Flip-Flop	3-35
MC10132/MC10532	Dual Multiplexer with Latch and Common Reset	3-37
MC10133/MC10533 MC10134/MC10534	Quad Latch	3-39
MC10135/MC10535	Dual Multiplexer with Latch Dual J-K Master-Slave Flip-Flop	3-40
	Saar Sir market Oldve i iib i job	<-/II

DEVICE INDEX (continued)

/IC	

Number	Function	Page
MC10136/MC10536 MC10137/MC10537 MC10138/MC10538 MCM10139/	Universal Hexadecimal Counter Universal Decade Counter Bi-Quinary Counter	. 3-47
MCM10539	32 x 8-Bit Programmable Read-Only Memory	3-133
MC10141/MC10541 MCM10143 MCM10144/	4-Bit Universal Shift Register	
MCM10544 MCM10145/	256 x 1-Bit Random Access Memory	3-142
MCM10545 MCM10146/	16 x 4-Bit Register File (RAM)	3-144
MCM10546 MCM10147/	1024 x 1-Bit Random Access Memory	3-146
MCM10547	126 x 1-Bit Random Access Memory	3-148
MCM10148/ MCM10548 MCM10149/	64 x 1-Bit Random Access Memory	3-150
MCM10549 MCM10152/	256 x 4-Bit Programmable Read-Only Memory	3-152
MCM10552 MC10153/MC10553 MC10158/MC10558	256 x 1-Bit Random Access Memory	. 3-55
MC10159/MC10559 MC10160/MC10560 MC10161/MC10561 MC10162/MC10562 MC10163/MC10563	Quad 2-Input Multiplexer (Inverting) 12-Bit Parity Generator/Checker Binary to 1-8 Line Decoder (Low) Binary to 1-8 Line Decoder (High) Error Detection/Correction Circuit (IBM Pattern)	. 3-58 . 3-59 . 3-61
MC10164/MC10564 MC10165/MC10565 MC10166/MC10566 MC10168/MC10568 MC10170/MC10570	8-Line Multiplexer 8-Input Priority Encoder 5-Bit Magnitude Comparator Quad Latch (Common Clock) 9 + 2-Bit Parity Checker	. 3-70 . 3-73 . 3-75
MC10171/MC10571 MC10172/MC10572 MC10173 MC10174/MC10574 MC10175/MC10575	Dual 4-Line Decoder (Low) Dual 4-Line Decoder (High) Quad 2-Input Multiplexer/Latch Dual 4-to-1 Multiplexer Quint Latch	. 3-78 3-79 . 3-80
MC10176/MC10576 MC10177 MC10178/MC10578 MC10179/MC10579 MC10180/MC10580	Hex D Master-Slave Flip-Flop Triple MECL-to-MOS Translator (N-Channel) Binary Counter Look Ahead Carry Block Dual 2-Bit Adder/Subtractor	. 3-83 . 3-86 . 3-88
MC10181/MC10581 MC10182/MC10582 MC10183 MC10186/MC10586 MC10188	4-Bit Arithmetic Logic Unit and Function Generator 2-Bit Arithmetic Logic Unit and Function Generator 4 x 2 Multiplier Hex D Flip-Flop with Common Reset Hex Buffer with Enable.	3-95 3-98 3-103
MC10189 MC10190/MC10590 MC10191/MC10591 MC10193/MC10593 MC10194/MC10594		3-62

DEVICE INDEX (continued)

Device		
Number	Function	Page
MC10195/MC10595	Hex Inverter/Buffer	3-115
MC10197/MC10597	Hex AND Gate	3-116
MC10198	Monostable Multivibrator	3-117
MC10210/MC10610	High-Speed Dual 3-Input/3-Output OR Gate	3-123
MC10211/MC10611	High-Speed Dual 3-Input/3-Output NOR Gate	3-123
MC10212/MC10612	High-Speed Dual 3-Input/3-Output OR/NOR Gate	3-124
MC10216/MC10616	High-Speed Triple Line Receiver	3-125
MC10231/MC10631	High-Speed Dual D Master-Slave Flip-Flop	3-126
MC10287/MC10687 MCM10139/	High-Speed 2-Bit Multiplier	3-127
MCM10539	32 x 8-Bit Programmable Read-Only Memory	3-133
MCM10143	8 x 2 Multiport Register File (RAM)	3-137
MCM10144/	O X 2 Waitiport Hogister File (HAW)	3-137
MCM10544	256 x 1-Bit Random Access Memory	3-142
MCM10145/	230 X 1-Dit Handom Access Weinery	3-142
MCM10545	16 x 4-Bit Register File (RAM)	3.144
MCM10146/	TO X 1 Dichogister and (train), 1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	5-144
MCM10546	1024 x 1-Bit Random Access Memory	3-146
MCM10147/		
MCM10547	126 x 1-Bit Random Access Memory	3-148
MCM10148/		
MCM10548	64 x 1-Bit Random Access Memory	3-150
MCM10149/		
MCM10549	256 x 4-Bit Programmable Read-Only Memory	3-152
MCM10152/		
MCM10552	256 x 1-Bit Random Access Memory	3-156
MC10800/MC10800M	MECL—LSI 4-Bit Alu Slice	5-7
MC10801	MECL – LSI Microprogram Control Function	5-27
MC10802	MECL—LSI Timing Function	5-46
MC10803	MECL-LSI Memory Interface Function	5-56
MC10804/MC10805	MECL-LSI ECL/TTL Inverting Bidirectional Transceivers with Latch	5-72
MC10806	MECL-LSI Dual Access Stack	5-82
MC10807	MECL 5-Bit Bidirectional Bus Transceiver	
MC10808	MECL – LSI Programmable 16-Bit Shifter Function	
MC10318	High-Speed MECL Digital-to-Analog Converter	5-124



GENERAL INFORMATION SECTION I — HIGH-SPEED LOGICS

High speed logic is used whenever improved system performance would increase a product's market value. For a given system design, high-speed logic is the most direct way to improve system performance and emitter-coupled logic (ECL) is today's fastest form of digital logic. Emitter-coupled logic offers both the logic speed and logic features to meet the market demands for higher performance systems.

MECL PRODUCTS

Motorola introduced the original monolithic emitter-coupled logic family with MECL I (1962) and followed this with MECL II (1966). These two families are now obsolete and have given way to the MECL III (MC1600 series), MECL 10,000, MECL 10800, and PLL (MC12000 series) families.

Chronologically the third family introduced, MECL III (1968) is a higher power, higher speed logic. Typical 1 ns edge speeds and propagation delays along with greater than 500 MHz flip-flop toggle rates, make MECL III useful for high-speed test and communications equipment. Also, this family is used in the high-speed sections and critical timing delays of larger systems. For more general purpose applications, however, trends in large high-speed systems showed the need for an easy-to-use logic family with propagation delays on the order of 2 ns. To match this requirement, the MECL 10,000 Series was introduced in 1971.

An important feature of MECL 10,000 is its compatibility with MECL III to facilitate using both families in the same system. A second important feature is its significant power economy — MECL 10,000 gates use less than one-half the power of MECL III. Finally, low gate power and advanced circuit design techniques have permitted a new level of complexity for MECL 10,000 circuits. For example, the complexity of the MC10803 Memory Interface Function compares favorably to that of any bipolar integrated circuit on the market.

The basic MECL 10,000 Series has been expanded by a subset of devices with even greater speed. This additional series provides a selection of MECL 10,000 logic functions with flip-flop repetition rates up to 200 MHz min. The MECL 10,200 Series is meant for use in critical timing chains, and for clock distribution circuits. MECL 10,200 parts are otherwise identical to their 10,000 Series counterparts (subtract 100 from the MECL 10,200 part number to obtain the equivalent standard MECL 10,000 part number).

Continuing technical advances led more recently to the development of the M10800 LSI processor family. The M10800 family combines the performance of ECL with the system advantages of LSI density. Architectural features of the M10800 family significantly reduce the component count of a high-performance processor system. The M10800 LSI family is fully compatible with the MECL 10,000 and MECL III logic families for a complete selection of system design components.

MECL FAMILY COMPARISONS

	MECL 10,000					
Feature	10,100 Series 10,500 Series	10,200 Series 10,600 Series	10,800 LSI*	MECL III		
1. Gate Propagation Delay	2 ns	1.5 ns	1 – 2.5 ns	1 ns		
2. Output Edge Speed	3.5 ns	2.5 ns	3.5 ns	1 ns		
3. Flip-Flop Toggle Speed	160 MHz	250 MHz	N.A.	300 - 500 MHz		
4. Gate Power	25 mW	25 mW	2.3 mW	60 mW		
5. Speed Power Product	50 pJ	37 pJ	4.6 pJ	6 0 pJ		

^{*}Average for Equivalent LSI Gate.

FIGURE 1a - GENERAL CHARACTERISTICS

Ambient Temperature Range	MECL 10,000	M10800	MECL III	PLL
0 ⁰ to 75 ⁰ C	MCM10100 Series		MC1697P	MC12000 Series
-30°C to +85°C	MC10100 Series MC10200 Series	MC10800 Series	MC1600 Series	MC12000 Series
–55 ^o C to 125 ^o C	MC10500 Series MC10600 Series MCM10500 Series		MC1648M	MC12500 Series

FIGURE 1b - OPERATING TEMPERATURE RANGE

Package Style	MECL 10,000	М10800	MECL III	PLL
16-Pin Plastic DIP	MC10100P Series MC10200P Series	-=	MC1658P	MC12000P Series
16-Pin Ceramic DIP	MC10100L Series MC10200L Series MC10500L Series MC10600L Series MCM10100L Series MCM10500L Series	MC10804L MC10807L	MC1600L Series	MC12000L Series MC12500L Series
16 Pin Flat Package	MC10500F Series MC10600F Series MCM10500F Series		MC1600F Series	MC12513F
20 Pin Ceramic DIP		MC10805L	W	
24-Pin Plastic Package	MC10181P	-		
24-Pin Ceramic DIP	MC10181L, MC10581L	MC10802L		٠.
24-Pin Flat Package	MC10581F		1.00	***
48-Pin Ceramic Quil		MC10800L Series		
14 Pin Plastic DIP		-	MC1648P	MC12000P MC12002P MC12020P MC12040P
14 Pin Ceramic DIP			MC1648L	MC12000L MC12002L MC12020L MC12040L
14 Pin Flat Package	-		MC1648F	MC12540F
8-Pin Plastic DIP			MC1697P	

For package information see page 1-28.

FIGURE 1c - PACKAGE STYLES

MECL IN PERSPECTIVE

In evaluating any logic line, speed and power requirements are the obvious primary considerations. Figure 1 provides the basic parameters of the MECL 10,000, M10800, and MECL III families. But these provide only the start of any comparative analysis, as there are a number of other important features that make MECL highly desirable for system implementation. Among these:

Complementary Outputs cause a function and its complement to appear simultaneously at the device outputs, without the use of external inverters. It reduces package count by eliminating the need for associated invert functions and, at the same time, cuts system power requirements and reduces timing differential problems arising from the time delays introduced by inverters.

High Input Impedance and Low Output Impedance permit large fan out and versatile drive characteristics.

Insignificant Power Supply Noise Generation, due to differential amplifier design which eliminates current spikes even during signal transition period.

Nearly Constant Power Supply Current Drain simplifies power-supply design and reduces costs.

Low Cross-Talk due to low-current switching in signal path and small (typically 850 mV) voltage swing, and to relatively long rise and fall times.

Wide Variety of Functions, including complex functions facilitated by low power dissipation (particularly in MECL 10,000 series). A basic MECL 10,000 gate consumes less than 8 mW in on-chip power in some complex functions.

Wide Performance Flexibility due to differential amplifier design which permits MECL circuits to be used as linear as well as digital circuits.

Transmission Line Drive Capability is afforded by the open emitter outputs of MECL devices. No "Line Drivers" are listed in MECL families, because *every* device is a line driver.

Wire-ORing reduces the number of logic devices required in a design by producing additional OR gate functions with only an interconnection.

Twisted Pair Drive Capability permits MECL circuits to drive twisted-pair transmission lines as long as 1000 feet.

Wire-Wrap Capability is possible with MECL 10,000 and the M10800 LSI family because of the slow rise and fall time characteristic of the circuits.

Open Emitter-Follower Outputs are used for MECL outputs to simplify signal line drive. The outputs match any line impedance and the absence of internal pulldown resistors saves power.

Input Pulldown Resistors of approximately $50\,\mathrm{k}\,\Omega$ permit unused inputs to remain unconnected for easier circuit board layout.

MECL APPLICATIONS

Motorola's MECL product lines are designed for a wide range of systems needs. Within the computer market, MECL 10,000 is used in systems ranging from special purpose peripheral controllers to large mainframe computers. Big growth areas in this market include disk and communication channel controllers for larger systems and high performance minicomputers.

The industrial market primarily uses MECL for high performance test systems such as IC or PC board testers. However, the high bandwidths of MECL 10,000, MECL III, and MC12,000 are required for many frequency synthesizer systems using high speed phase lock loop networks. MECL will continue to grow in the industrial market through complex medical electronic products and high performance process control systems.

MECL 10,000 and MECL III have been accepted within the Federal market for numerous signal processors and navigation systems. Full military temperature range MECL 10,000 is of-

fered in the MC10500 and MC10600 Series, and in the PLL family as the MC12500 Series.

BASIC CONSIDERATIONS FOR HIGH-SPEED LOGIC DESIGN

High-speed operation involves only four considerations that differ significantly from operation at low and medium speeds:

- Time delays through interconnect wiring, which may have been ignored in medium-speed systems, become highly important at state-of-theart speeds.
- The possibility of distorted waveforms due to reflections on signal lines increases with edge speed.
- 3. The possibility of "crosstalk" between adjacent signal leads is proportionately increased in high-speed systems.
- 4. Electrical noise generation and pick-up are more detrimental at higher speeds.

In general, these four characteristics are speedand frequency-dependent, and are virtually independent of the type of logic employed. The merit of a particular logic family is measured by how well it compensates for these deleterious effects in system applications.

The interconnect-wiring time delays can be reduced only by reducing the length of the interconnecting lines. At logic speeds of two nanoseconds, an equivalent "gate delay" is introduced by every foot of interconnecting wiring. Obviously, for functions interconnected within a single monolithic chip, the time delays of signals travelling from one function to another are insignificant. But for a great many externally interconnected parts, this can soon add up to an appreciable delay time. Hence, the greater the number of functions per chip, the higher the system speed. MECL circuits, particularly those of the MECL 10,000 Series are designed with a propensity toward complex functions to enhance overall system speed.

Waveform distortion due to line reflections also becomes troublesome principally at state-of-the-art speeds. At slow and medium speeds, reflections on interconnecting lines are not usually a serious problem. At higher speeds, however, line lengths can approach the wavelength of the signal and improperly terminated lines can result in reflections that will cause false triggering (see Figure 2). The solution, as in RF technology, is to employ "transmission-line" practices and properly terminate each signal line with its characteristic impedance at the end of its run. The low-impedance, emitterfollower outputs of MECL circuits facilitate transmission-line practices without upsetting the voltage levels of the system.

The increased affinity for crosstalk in highspeed circuits is the result of very steep leading and trailing edges (fast rise and fall times) of the highspeed signal. These steep wavefronts are rich in harmonics that couple readily to adjacent circuits. In the design of MECL 10,000, the rise and fall times have been deliberately slowed. This reduces the affinity for crosstalk without compromising other important performance parameters.

From the above, it is evident that the MECL logic line is not simply capable of operating at high speed, but has been specifically designed to reduce the problems that are normally associated with high-speed operation.




FIGURE 2a — UNTERMINATED TRANSMISSION LINE (No Ground Plane Used)




FIGURE 2b — PROPERLY TERMINATED
TRANSMISSION LINE
(Ground Plane Added)




FIGURE 3 - MECL GATE STRUCTURE AND SWITCHING BEHAVIOR

The typical MECL circuit, Figure 3, consists of a differential-amplifier input circuit, a temperature and voltage compensated bias network, and emitter-follower outputs to restore dc levels and provide buffering for transmission line driving. High fanout operation is possible because of the high input impedance of the differential amplifier input and the low output impedance of the emitter follower outputs. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the OR function and its complement, the NOR function.

Power-Supply Connections Any of the power supply levels, V_{TT} , V_{CC} , or V_{EE} may be used as ground; however, the use of the V_{CC} node as ground results in best noise immunity. In such a case: $V_{CC} = 0$, $V_{TT} = -2.0 \text{ V}$, $V_{EE} = -5.2 \text{ V}$.

System Logic Specifications — The output logic swing of 0.85 V, as shown by the typical transfer characteristics curve, varies from a LOW state of V_{OL} = -1.75 V to a HIGH state of V_{OH} = -0.9 V with respect to ground.

Positive logic is used when reference is made to logical "0's" or "1's." Then

Circuit Operation -- Beginning with all logic inputs LOW (nominal -1.75 V), assume that Q1 through Q4 are cut off because their P-N base-emitter junctions are not conducting, and the for-

ward-biased Q5 is conducting. Under these conditions, with the base of Q5 held at -1.29 V by the VBB network, its emitter will be one diode drop (0.8 V) more negative than its base, or -2.09 V. (The 0.8 V differential is a characteristic of this P-N junction.) The base-to-emitter differential across Q1 – Q4 is then the difference between the common emitter voltage (-2.09 V) and the LOW logic level (-1.75 V) or 0.34 V. This is less than the threshold voltage of Q1 through Q4 so that these transistors will remain cut off.

When any one (or all) of the logic inputs are shifted upward from the –1.75 V LOW state to the –0.9 V HIGH state, the base voltage of that transistor increases beyond the threshold point and the transistor turns on. When this happens, the voltage at the common-emitter point rises from –2.09 V to –1.7 (one diode drop below the –0.9 V base voltage of the input transistor), and since the base voltage of the fixed-bias transistor (Q5) is held at –1.29 V, the base-emitter voltage Q5 cannot sustain conduction. Hence, this transistor is cut off.

This action is reversible, so that when the input signal(s) return to the LOW state, Q1 — Q4 are again turned off and Q5 again becomes forward biased. The collector voltages resulting from the switching action of Q1 — Q4 and Q5 are transferred through the output emitter-follower to the output terminal. Note that the differential action of the switching transistors (one section being off when the other is on) furnishes simultaneous complementary signals at the output. This action also maintains constant power supply current drain.

DEFINITIONS OF LETTER SYMBOLS AND ABBREVIATIONS

Current:	Total power supply current drawn from the positive supply by a MECL unit under test.	*!INH	HIGH level input current into a node with a specified HIGH level (V _{IH max}) logic voltage applied to that node. (Same as I _{in} for positive logic.)
СВО	Leakage current from input transistor on MECL devices without pulldown resistors when test voltage is applied.	*IINL	LOW level input current, into a node with a specified LOW level (V _{IL min}) logic voltage applied to that node.
ГССН	Current drain from VCC power supply with all inputs at logic HIGH level.	ال	Load current that is drawn from a MECL circuit output when measuring the output
CCL	Current drain from V _{CC} power supply with all inputs at logic LOW level.		HIGH level voltage.
ΙE	Total power supply current drawn from a MECL test unit by the negative power supply.	*Іон	HIGH level output current: the current flowing into the output, at a specified HIGH level output voltage.
ΙF	Forward diode current drawn from an input of a saturated logic-to-MECL translator when that input is at ground	*IOL	LOW level output current: the current flowing into the output, at a specified LOW level output voltage.
	potential.	IOS	Output short circuit current
l _{in}	Current into the input of the test unit when a maximum logic HIGH (VIH max) is applied at that input.	l _{out}	Output current (from a device or circuit, under such conditions mentioned in context).

Current (cont.):

Reverse current drawn from a transistor input of a test unit when VEE is applied at that input.

ISC Short-circuit current drawn from a translator saturating output when that output is at ground potential.

Voltage:

VBB Reference bias supply voltage.

VBE Base-to-emitter voltage drop of a transistor at specified collector and base currents.

VCB Collector-to-base voltage drop of a transistor at specified collector and base currents.

VCC General term for the most positive power supply voltage to a MECL device (usually ground, except for translator and interface circuits).

VCC1 Most positive power supply voltage (output devices). (Usually ground for MECL devices.)

VCC2 Most positive power supply voltage (current switches and bias driver), (Usually ground for MECL devices.)

VEE Most negative power supply voltage for a circuit (usually -5.2 V for MECL devices).

V_F Input voltage for measuring I_F on TTL interface circuits.

VIH Input logic HIGH voltage level (nominal value)

*VIH max Maximum HIGH level input voltage: The most positive (least negative) value of high-level input voltage, for which operation of the logic element within

 $\label{eq:Viha} \mbox{Specification limits is guaranteed.}$ $\mbox{Viha} \mbox{ Input logic HIGH threshold voltage level.}$

VIHA min Minimum input logic HIGH level (threshold) voltage for which performance is specified.

*VIH min Minimum HIGH level input voltage: The least positive (most negative) value of HIGH level input voltage for which operation of the logic element within specification limits is guaranteed.

VIL Input logic LOW voltage level (nominal value).

*VIL max Maximum LOW level input voltage: The most positive (least negative) value of LOW level input voltage for which operation of the logic element within specification limits is guaranteed.

VILA max Maximum input logic LOW level (thres-

hold) voltage for which performance is specified.

*VIL min Minimum LOW level input voltage: The least positive (most negative) value of LOW level input voltage for which operation of the logic element within specification limits is guaranteed.

Vin Input voltage (to a circuit or device).

V_{max} Maximum (most positive) supply voltage, permitted under a specified set of conditions.

*VOH Output logic HIGH voltage level: The voltage level at an output terminal for a specified output current, with the specified conditions applied to establish a HIGH level at the output.

VOHA Output logic HIGH threshold voltage level.

VOHA min Minimum output HIGH threshold voltage level for which performance is specified.

VOH max Maximum output HIGH or high-level voltage for given inputs.

VOH min Minimum output HIGH or high-level voltage for given inputs.

*VOL Output logic LOW voltage level: The voltage level at the output terminal for a specified output current, with the specified conditions applied to establish a LOW level at the output.

VOLA Output logic LOW threshold voltage level.

VOLA max Maximum output LOW threshold voltage level for which performance is specified.

VOL max Maximum output LOW level voltage for given inputs.

VOL min Minimum output LOW level voltage for given inputs.

VTT Line load-resistor terminating voltage for outputs from a MECL device.

Vols1 Output logic LOW level on MECL 10,000 line receiver devices with all inputs at VFF voltage level.

VOLS2 Output logic LOW level on MECL 10,000 line receiver devices with all inputs open.

^{*}JEDEC, EIA, NEMA standard definition

Time Parameters:

t+ Waveform rise time (LOW to HIGH), 10%
to 90%, or 20% to 80%, as specified.

twscs

t- Waveform fall time (HIGH to LOW), 90%
to 10%, or 80% to 20%, as specified.

t_r Same as t+ t_f Same as t-

t+ Propagation Delay, see Figure 9.

t-+ Propagation Delay, see Figure 9.

tpd Propagation delay, input to output from the 50% point of the input waveform at

 $t_{x\pm y\pm}$ pin x (falling edge noted by — or rising edge noted by +) to the 50% point of the output waveform at pin y (falling edge noted by — or rising edge noted by +). (Cf

Figure 9.)

t_{X+} Output waveform rise time as measured from 10% to 90% or 20% to 80% points on waveform (whichever is specified) at pin x with input conditions as specified.

t_x. Output waveform fall time as measured from 90% to 10% or 80% to 20% points on waveform (whichever is specified) at pin x, with input conditions as specified.

 f_{Tog} Toggle frequency of a flip-flop or

counter device.

f_{shift} Shift rate for a shift register.

Read Mode (Memories)

tACS Chip Select Access Time
tRCS Chip Select Recovery Time
tAA Address Access Time

Write Mode (Memories)

tw Write Pulse Widthtwsp Data Setup Time Prior to Writetwhp Data Hold Time After Writetwsp Address setup time prior to write

twhA Address hold time after write
twscs Chip select setup time prior to write
twhCs Chip select hold time after write
tws Write disable time
twn Write recovery time

Temperature:

T_{stg} Maximum temperature at which device may be stored without damage or performance degradation.

T_J Junction (or die) temperature of an integrated circuit device.

TA Ambient (environment) temperature existing in the immediate vicinity of an integrated circuit device package.

 θ JA Thermal resistance of an IC package, junction to ambient.

 θ JC Thermal resistance of an IC package, junction to case

Ifpm Linear feet per minute.

hetaCA Thermal resistance of an IC package, case to ambient.

Miscellaneous:

eg Signal generator inputs to a test circuit.

TPin Test point at input of unit under test.

TPout Test point at output of unit under test.

D.U.T. Device under test.

Cin Input capacitance.

Cout Output capacitance.

Zout Output impedance.

*PD The total dc power applied to a device, not including any power delivered from the device to a load.

R₁ Load Resistance.

R_T Terminating (load) resistor.

R_p An input pull-down resistor (i.e., connected to the most negative voltage).

P.U.T. Pin under test.

*JEDEC, EIA, NEMA standard definition

SECTION II — TECHNICAL DATA

GENERAL CHARACTERISTICS and SPECIFICATIONS

(See pages 1-6 through 1-8 for definitions of symbols and abbreviations.)

In subsequent sections of this Data Book, the important MECL parameters are identified and characterized, and complete data provided for each of the functions. To make this data as useful as possible, and to avoid a great deal of repetition, the data that is common to all functional blocks in a line is not repeated on each individual sheet. Rather, these common characteristics, as well as the application information that applies to each family, are discussed in this section.

In general, the common characteristics of major importance are:

Maximum Ratings, including both dc and ac characteristics and temperature limits;

Transfer Characteristics, which define logic levels and switching thresholds;

DC Parameters, such as output levels, threshold levels, and forcing functions.

AC Parameters, such as propagation delays, rise and fall times and other time dependent characteristics.

In addition, this section will discuss general layout and design guides that will help the designer in building and testing systems with MECL circuits.

LETTER SYMBOLS AND ABBREVIATIONS

Throughout this section, and in the subsequent data sheets, letter symbols and abbreviations will be used in discussing electrical characteristics and specifications. The symbols used in this book, and their definitions, are listed on the preceding pages.

MAXIMUM RATINGS

The limit parameters beyond which the life of the devices may be impaired are given in Figure 4a. In addition, Table 4b provides certain limits which, if exceeded, will not damage the devices, but could degrade the performance below that of the guaranteed specifications.

MECL TRANSFER CURVES

For MECL logic gates, the dual (complementary) outputs must be represented by two transfer curves: one to describe the OR switching action and one to describe the NOR switching action. A typical transfer curve and associated data for all MECL families is shown in Figure 5.

It is not necessary to measure transfer curves at all points of the curves. To guarantee correct operation it is sufficient merely to measure two sets of min/max logic level parameters.

FIGURE 4a - LIMITS BEYOND WHICH DEVICE LIFE MAY BE IMPA	AIRED
---	-------

Characteristic	Symbol	Unit	MECL 10,000	M10800 LSI	MECL III
Characteristic	VEE	Vdc	-8.0 to 0	-8.0 to 0	-8.0 to 0
Supply Voltage (V _{CC} = 0)	VTT	Vdc	_	-4.0 to 0	_
Input Voltage (V _{CC} = 0)	Vin	Vdc	0 to VEE	0 to VEE	0 to VEE
Input Voltage Bus (V _{CC} = 0)	Vin	Vdc	_	0 to -2.0①	_
Output Source Current Continuous	lout	mAdc	50	50	40
Output Source Current Surge	lout	mAdc	100	100	_
Storage Temperature	T _{stg}	ос	-55 to +150	-55 to +150	-55 to +150
Junction Temperature Ceramic Package	TJ	°C	165	165	165③
Junction Temperature Plastic Package	Тј	°С	150	-	150

NOTES: \bigcirc Input voltage limit is V_{CC} to -2 volts when bus is used as an input and the output drivers are disabled.

- (2) Maximum T_J may be exceeded (≤ 250°C) for short periods of time (≤ 240 hours) without significant reduction in device life.
- (3) Except MC1666 MC1670 which have maximum junction temperatures = 145° C.

FIGURE 4b - LIMITS BEYOND WHICH PERFORMANCE MAY BE DEGRADED

Characteristics	Symbol	Unit	MECL 10,000	M10800 LSI	MECL III
Operating Temperature Range Commercial ①	TA	°C	MC: -30 to +85 MCM: 0 to 75	-30 to +85	-30 to +85
Operating Temperature Range MIL ①	ТА	°C	-55 to +125	_	-55 to +125 (MC1648M)
Supply Voltage (V _{CC} = 0)②	VEE	Vdc	MC: -4.68 to -5.72 MCM: -4.94 to -5.46	-4.68 to -5.72	-4.68 to -5.72
Supply Voltage (V _{CC} = 0)	VTT	Vdc	-	-1.9 to -2.2	_
Output Drive Commercial	_	Ω	50 Ω to -2.0 Vdc	50 Ω to -2.0 Vdc	50 Ω to -2.0 Vdc
Output Drive MIL	-	Ω	100 Ω to -2.0 Vdc	100 Ω to -2.0 Vdc	
Maximum Clock Input Rise and Fall Time (20% to 80%)	t _r , t _f	ns		10	3

NOTES: (1)With airflow > 500 Ifpm.

- 2) Functionality only. Data sheet limits are specified for -5.2 V ± 0.010 V.
- (3) 10 ns maximum limit for MC1690, MC1697, and MC1699.
- (4) Except MC1648 which has an internal output pulldown resistor.




FIGURE 5 — MECL TRANSFER CURVES (MECL 10,000 EXAMPLE)
and SPECIFICATION TEST POINTS

The first set is obtained by applying test voltages, VIL min and VIH max (sequentially) to the gate inputs, and measuring the OR and NOR output levels to make sure they are between VOL max and VOL min, and VOHmax and VOHmin specifications.

The second set of logic level parameters relates to the switching thresholds. This set of data is distinguished by an "A" in symbol subscripts. A test voltage, V_{ILA max}, is applied to the gate and the NOR and OR outputs are measured to see that they are above the V_{OHA min} and below the V_{OLA max} levels, respectively. Similar checks are made using the test input voltage V_{IHA min}.

The result of these specifications insures that: a) The switching threshold ($\approx V_{BB}$) falls within the darkest rectangle; i.e. switching does not begin outside this rectangle;

b) Quiescent logic levels fall in the lightest shaded ranges;

c) Guaranteed noise immunity is met.


Figure 6 shows the guaranteed MECL 10,000 and MECL III logic levels and switching thresholds over specified temperature ranges. As shown in the Figure 6a Typical Transfer Curves, MECL outputs rise with increasing ambient temperature. All circuits in each family have the same worst-case output level specifications regardless of power dissipation or junction temperature differences to reduce loss of noise margin due to thermal differences.

All of these specifications assume -5.2 V power supply operation. Operation at other power-supply voltages is possible, but will result in further transfer curve changes. Transfer characteristic data obtained for a variety of supply voltages are shown in Figure 7. The table accompanying these graphs indicates the change rates of output voltages as a function of power supply voltages.

TRANSFER DATA FOR TEMPERATURE VARIATIONS

FIGURE 6a — TYPICAL TRANSFER CHARACTERISTICS AS A FUNCTION OF TEMPERATURE

(See tables below for data)



INPUT VOLTAGE (VOLTS)

Forcing Function	Parameter	-55°C ^①	_30°C②	0°c③	_{25°C} ②	25°C①	75°c③	85°C②	125°C
		MC10500	MC10100	MCM10100	MC10100	MC10500	MCM10100	MC10100	MC10500
		MC10600	MC10200		MC10200	MC10600		MC10200	MC10600
		MCM10500	MC10800		MC10800	MCM10500		MC10800	MCM10500
V _{IH max}	▼OHmax	-0.880	-0.890	-0.840	-0.810	-0.780	-0.720	-0.700	-0.630
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	VOHmin	- 1.080	-1.060	-1.000	-0.960	-0.930	-0.900	-0.890	-0.825
	VOHAmin	-1.100	-1.080	-1.020	-0.980	0.950	-0.920	-0.910	-0.845
VIHAmin		-1.255	-1.205	-1.145	-1.105	-1.105	- 1.045	-1.035	-1.000
VILAmax		-1.510	-1.500	-1.490	-1.475	-1.475	-1.450	-1.440	-1.400
	VOLAmax	-1.635	-1.655	-1.645	- 1.630	1.600	-1.605	-1.595	-1.525
	VOLmax	-1.655	-1.675	-1.665	-1.650	-1.620	1.625	-1.615	-1.545
V _{ILmin} ¹	VOLmin@	-1.920	- 1.890	-1.870	1.850	-1.850	-1.830	-1.825	-1.820
VILmin	INLmin	0.5	0.5	0.5	0.5	0.5	0.3	0.3	0.3

NOTES: (1)MC10500, MC10600, and MCM10500 series specified driving 100 Ω to -2.0 V.

- (2)MC10100, MC10200, and MC10800 series specified driving 50 Ω to -2.0 V.
- Memories (MCM10100) specified 0-75°C for commercial temperature range, 50 Ω to -2.0 V. Military temperature range memories (MCM10500) specified per Note 1.
- 4 Special circuits such as MC10123, MC10118, MC10119, and MC10800 family bus outputs have lower than normal VOLmin. See individual data sheets for specific values.

Each MECL 10,000 series device has been designed to meet the dc specifications shown in the test table, after thermal equilibirum has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 linear fpm is maintained. $V_{FF} = -5.2 \text{ V} \pm 0.010 \text{ V}$.

FIGURE 6b - MECL 10.000 DC TEST PARAMETERS


Forcing Function	Parameter	- 30°C	25 ⁰ C	85°C
VIHmax	VOHmax	- 0.875	0.810	0.700
	VOHmin	- 1.045	- 0.960	- 0.890
	VOHAmin	1.065	0.980	- 0.910
VIHAmin		~ 1.180	1.095	- 1.025
VILAmax		1.515	1.485	- 1.440
	VOLAmax	- 1.630	- 1.600	1.555
	VOLmax	- 1.650	- 1.620	1.575
VILmin	VOLmin	- 1.890	- 1.850	- 1.830
VILmin	INLmin	0.5	0.5	0.3

NOTE: All outputs loaded 50 Ω to -2.0 Vdc except MC1648 which has an internal output pulldown resistor.

ELECTRICAL CHARACTERISTICS

Each MECL III series device has been designed to meet the dc specification shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 linear fpm is maintained. VEE = -5.2 V \pm 0.10 V.

TRANSFER DATA FOR POWER SUPPLY VARIATIONS



Vout. OUTPUT VOLTAGE (VOLTS) 50 Ω Load -0.2 -0.6 -1.0 -1.4 -1.8 6.0 V -2.2 -2.6 TA = 25°C -3.0 3.2 -2.8 -2.4 -2.0 - 1.6 -1.2 -0.8 -0.4

Vin. INPUT VOLTAGE (VOLTS)


FIGURE 7a - MECL III/10,000 "OR"


FIGURE 7b - MECL III/10,000 "NOR"

Voltage	MECL 10,000*	MECL III	M10800 LSI
$\Delta V_{OH}/\Delta V_{EE}$	0.016	0.033	0.016
$\Delta V_{OL}/\Delta V_{EE}$	0.250	0.270	0.030
$\Delta V_{BB}/\Delta V_{EE}$	0.148	0.140	0.015

^{*}and subsets: 10,200; 10,500; 10,600.

FIGURE 7C - TYPICAL LEVEL CHANGE RATES





Noise Margin Computations

Specification Points for Determining Noise Margin

A B 2

	Guaranteed Worst-Case dc	Typical dc
Family	Noise Margin	Noise Margin
All MECL 10,000	0.125	0.210
MECL III	0.115	0.200

NOISE MARGIN

"Noise margin" is a measure of a logic circuit's resistance to undesired switching. MECL noise margin is defined in terms of the specification points surrounding the switching threshold. The critical parameters of interest here are those designated with the "A" subscript (VOHA min, VOLA max, VIHA min, VILA max) in the transfer characteristic curves.

FIGURE 8 - MECL Noise Margin Data

Guaranteed noise margin (NM) is defined as follows:

NMHIGH LEVEL = VOHA min - VIHA min NMLOW LEVEL = VILA max - VOLA max

To see how noise margin is computed, assume a MECL gate drives a similar MECL gate, Figure 8.

At a gate input (point B) equal to V_{ILA} max-MECL gate #2 can begin to enter the shaded transition region.

This is a "worst case" condition, since the VOLA max specification point guarantees that no device can enter the transition region before an input equal to VILA max is reached. Clearly then, VILA max is one critical point for noise margin computation, since it is the edge of the transition region.

To find the other critical voltage, consider the output from MECL gate #1 (point A). What is the most positive value possible for this voltage (considering worst case specifications)? From Figure 8 it can be observed that the VOLA max specification insures that the LOW state OR output from gate #1 can be no greater than VOLA max.

Note that $V_{OLA\ max}$ is more negative than $V_{ILA\ max}$. Thus, with $V_{OLA\ max}$ at the input to gate #2, the transition region is not yet reached. (The input voltage to gate #2 is still to the left of $V_{ILA\ max}$ on the transfer curve.)

In order to ever run the chance of switching gate #2, we would need an additional voltage, to move the input from VOLA max to VILA max. This constitutes the "safety factor" known as noise margin. It can be calculated as the magnitude of the difference between the two specification voltages, or for the MECL 10,000 levels shown:

$$\begin{array}{lll} {\rm NM_{LOW}} &= {\rm V_{ILA\,max} - V_{OLA\,max}} \\ &= -1.475 \ {\rm V} - (-1.630 \ {\rm V}) \\ &= 155 \ {\rm mV}. \\ {\rm Similarly, for the HIGH state:} \\ {\rm NM_{HIGH}} &= {\rm V_{OHA\,min} - V_{IHA\,min}} \\ &= -0.980 \ {\rm V} - (-1.105 \ {\rm V}) \\ &= 125 \ {\rm mV} \end{array}$$

Analogous results are obtained when considering the "NOR" transfer data.

Note that these noise margins are absolute worst case conditions. The lesser of the two noise margins is that for the HIGH state, 125 mV. This then, constitutes the guaranteed margin against signal undershoot, and power or thermal disturbances.

As shown in the table, typical noise margins are usually better than guaranteed — by about 75 mV.

Noise margin is a dc specification that can be calculated, since it is defined by specification points tabulated on MECL data sheets. However, by itself, this specification does not give a complete picture regarding the noise immunity of a system built with a particular set of circuits. Overall system noise immunity involves not only noisemargin specifications, but also other circuit-related factors that determine how difficult it is to apply a noise signal of sufficient magnitude and duration to cause the circuit to propagate a false logic state. In general, then, noise immunity involves line impedances, circuit output impedances, and propagation delay in addition to noise-margin specifications. This subject is discussed in greater detail in Application Note AN-592.

AC OR SWITCHING PARAMETERS

Time-dependent specifications are those that define the effects of the circuit on a specified input signal, as it travels through the circuit. They include the time delay involved in changing the output level from one logic state to another. In addition, they include the time required for the output of a circuit to respond to the input signal, designated as propagation delay, or access time, in the case of memories. Since this terminology has varied over the years, and because the "conditions" associated with a particular parameter may differ among logic families, the common MECL waveform and propagation delay terminologies are depicted in Figure 9. Specific rise, fall, and propagation delay times are given on the data sheet for each specific functional block, but like the transfer characteristics, ac parameters are temperature and voltage dependent. Typical variations for MECL 10,000 are given in the curves of Figure 10.

SETUP AND HOLD TIMES

Setup and hold times are two ac parameters which can easily be confused unless clearly defined. For MECL logic devices, t_{setup} is the minimum time (50% - 50%) before the positive transition of the clock pulse (C) that information must be pres-




FIGURE 9a - TYPICAL LOGIC WAVEFORMS

FIGURE 9b - MEMORY CHIP SELECT ACCESS TIME WAVEFORM






FIGURE 9c - MEMORY ADDRESS ACCESS TIME WAVEFORM






1.6 1.5 -3.6 V_{EE}, SUPPLY VOLTAGE (VOLTS)

*Also designated t_{pd} FIGURE 10b - TYPICAL PROPAGATION DELAY t++ versus


FIGURE 10a - TYPICAL PROPAGATION DELAY t-- versus VEE AND TEMPERATURE (MECL 10,000)



3.4 3.2 -3.6 -4.4 -5.2 -6.**0** VEE, SUPPLY VOLTAGE (VOLTS)

FIGURE 10c - TYPICAL FALL TIME (90% to 10%) versus **TEMPERATURE AND SUPPLY VOLTAGE (MECL 10,100)**

FIGURE 10d - TYPICAL RISE TIME (10% to 90%) versus **TEMPERATURE AND SUPPLY VOLTAGE (MECL 10,100)**



VEE AND TEMPERATURE (MECL 10,000)

NOR

OR

85°C

25°C

-30°C

85°C

25°C

-6.8

-30°C

-50 Ω Load to -2.0 V

5.2

5.0

4.8

4.2

4.0

3.8

3.6

RISE

sent at the Data input (D) to insure proper operation of the device. The thold is defined similarly as the minimum time after the positive transition of the clock pulse (C) that the information must remain unchanged at the Data input (D) to insure proper operation. Setup and hold waveforms for logic devices are shown in Figure 11a.




FIGURE 11a - SETUP AND HOLD WAVEFORMS FOR MECL LOGIC DEVICES

For MECL memory devices, t_{setup} is the minimum time before the negative transition of the write enable pulse (WE) that information must be present at the chip select (CS), Data (D), and address (A) inputs for proper writing of the selected cell. Similarly $t_{\mbox{hold}}$ is the minimum time after the positive transition of the write enable pulse (WE) that the information must remain unchanged at the inputs to insure proper writing. Memory setup and hold waveforms are shown in Figure 11b.

In specifying devices, Motorola establishes and quarantees values (shown as minimums on the data sheets) for t_{setup} and t_{hold}. For most MECL circuits, proper device operation typically occurs with the inputs present for somewhat less time than that specified for tsetup and thold.

TESTING MECL 10,000 and MECL III

To obtain results correlating with Motorola circuit specifications certain test techniques must be used. A schematic of a typical gate test circuit is shown in Figure 12a, and a typical memory test circuit in Figure 12b.

A solid ground plane is used in the test setup, and capacitors bypass V_{CC1} , V_{CC2} , and V_{EE} pins to ground. All power leads and signal leads are kept as short as possible.

The sampling scope interface runs directly to the 50-ohm inputs of Channel A and B via 50ohm coaxial cable. Equal-length coaxial cables must be used between the test set and the A and B scope inputs. A 50-ohm coax cable such as RG58/U or RG188A/U, is recommended.

Interconnect fittings should be 50 ohm GR, BNC, Sealectro Conhex, or equivalent. Wire length should be < 1/4 inch from TP_{in} to input pin and TPout to output pin.





FIGURE 11b - SETUP AND HOLD WAVEFORMS

Din 50% Write Enable 50% TWSD ^tWHA twR 50% Dout TWSA t ws

The pulse generator must be capable of 2.0 ns rise and fall times for MECL 10,000 and 1.5 ns for MECL III. In addition, the generator voltage must have an offset to give MECL signal swings of \approx $\pm 400\,$ mV about a threshold of $\approx \!\!+0.7\,$ V when VCC = $\!\!+2.0\,$ V and VEE = $\!\!-3.2\,$ V for ac testing of logic devices.

The power supplies are shifted ± 2.0 V, so that the device under test has only one resistor value to load into — the precision 50-ohm input impedance of the sampling oscilloscope. Use of this technique yields a close correlation between Motorola and customer testing. Unused outputs are loaded with a 50-ohm resistor (100-ohm for MIL temp devices) to ground. The positive supply (V_{CC}) should be decoupled from the test board by RF type 25 μ F capacitors to ground. The V_{CC} pins are bypassed to ground with 0.1 μ F, as is the V_{EE} pin.

Additional information on testing MECL 10,000 and understanding data sheets is found in Application Notes AN-579 and AN-701.



NOTE: All power supply levels are shown shifted 2 volts positive.

FIGURE 12a – MECL LOGIC SWITCHING TIME TEST SETUP




FIGURE 12b — MECL MEMORY SWITCHING TIME TEST CIRCUIT

SECTION III — OPERATIONAL DATA

POWER SUPPLY CONSIDERATIONS

MECL circuits are characterized with the V_{CC} point at ground potential and the V_{EE} point at -5.2 V. While this MECL convention is not necessarily mandatory, it does result in maximum noise immunity. This is so because any noise induced on the V_{EE} line is applied to the circuit as a common-mode signal which is rejected by the differential action of the MECL input circuit. Noise induced into the V_{CC} line is not cancelled out in this fashion. Hence, a good system ground at the V_{CC} bus is required for best noise immunity.

Power supply regulation which will achieve 10% regulation or better at the device level is recommended. The -5.2 V power supply potential will result in best circuit speed. Other values for VEE may be used. A more negative voltage will increase noise margins at a cost of increased power dissipation. A less negative voltage will have just the opposite effect.

On logic cards, a ground plane or ground bus system should be used. A bus system should be wide enough to prevent significant voltage drops between supply and device and to produce a low source inductance.

Although little power supply noise is generated by MECL logic, power supply bypass capacitors are recommended to handle switching currents caused by stray capacitance and asymmetric circuit loading. A parallel combination of a 1.0 μ F and a 100 pF capacitor at the power entrance to the board, and a 0.01 μ F low-inductance capacitor between ground and the -5.2 V line every four to six packages, are recommended.

Most MECL 10,000 and MECL III circuits have two V_{CC} leads. V_{CC1} supplies current to the output transistors and V_{CC2} is connected to the circuit logic transistors. The separate V_{CC} pins reduce cross-coupling between individual circuits within a package when the outputs are driving heavy loads. Circuits with large drive capability, similar to the MC10110, have two V_{CC1} pins. All V_{CC} pins should be connected to the ground plane or ground bus as close to the package as possible.

For further discussion of MECL power supply considerations to be made in system designing, see MECL System Design Handbook.

POWER DISSIPATION

The power dissipation of MECL functional blocks is specified on their respective data sheets. This specification does not include power dissipated in the output devices due to output termination. The omission of internal output pull-down resistors permits the use of external ter-

minations designed to yield best system performance. To obtain total operating power dissipation of a particular functional block in a system, the dissipation of the output transistor, under load, must be added to the circuit power dissipation.

The table in Figure 13 lists the power dissipation in the output transistors plus that in the external terminating resistors, for the more commonly used termination values and circuit configurations. To obtain true package power dissipation, one output-transistor power-dissipation value must be added to the specified package power dissipation for each external termination resistor used in conjunction with that package. To obtain system power dissipation, the stated dissipation in the external terminating resistors must be added as well. Unused outputs draw no power and may be ignored.

Terminating Resistor Value	Output Transistor Power Dissipation (mW)	Terminating Resistor Power Dissipation (mW)
150 ohms to -2.0 Vdc	5.0	4.3
100 ohms to -2.0 Vdc	7.5	6.5
75 ohms to -2.0 Vdc	10	8.7
50 ohms to -2.0 Vdc	15	13
2.0 k ohms to VEE	2.5	7.7
1.0 k ohm to VEE	4.9	15.4
680 ohms to VEE	7.2	22.6
510 ohms to VEE	9.7	30.2
270 ohms to VEE	18.3	57.2
82 ohms to V _{CC} and 130 ohms to V _{EE}	15	140

FIGURE 13 – AVERAGE POWER DISSIPATION
IN OUTPUT CIRCUIT WITH EXTERNAL
TERMINATING RESISTORS

The power dissipation of MECL functional blocks varies with both temperature and VEE. Typical variations are shown in Figure 14. The graph is normalized so that it applies to all MECL lines. The reference temperature is 25°C and the reference power is obtained by multiplying the typical IE value (total power supply drain current specified on the data sheet) by VEE (5.2 V). For those devices where only the maximum value of IE is specified on the data sheet, typical power dissipation is approximately 80% of that calculated with the IE (max) specification.




FIGURE 14 - NORMALIZED POWER DISSIPATION versus TEMPERATURE AND SUPPLY VOLTAGE


LOADING CHARACTERISTICS

The differential input to MECL circuits offers several advantages. Its common-mode-rejection feature offers immunity against power-supply noise injection, and its relatively high input impedance makes it possible for any circuit to drive a relatively large number of inputs without deterioration of the guaranteed noise margin. Hence, dc fanout with MECL circuits does not normally present a design problem.

Graphs showing typical output voltage levels as a function of load current for MECL III and 10,000 are shown in Figure 15. These graphs can be used to determine the actual output voltages for loads exceeding normal operation.

While dc loading causes a change in output voltage levels, thereby tending to affect noise margins, ac loading increases the capacitances associated with the circuit and, therefore, affects circuit speed, primarily rise and fall times.

MECL 10,000 and MECL III circuits typically have a 7 ohm output impedance and are relatively unaffected by capacitive loading on a positive-going output signal. However, the negative-going edge is dependent on the output pulldown or termination resistor. Loading close to a MECL output pin will cause an additional propagation delay of 0.1 ns per fanout load with a 50 ohm resistor to -2.0 Vdc or 270 ohms to -5.2 Vdc. A 100 ohm resistor to -2.0 Vdc or 510 ohms to -5.2 Vdc results in an additional 0.2 ns propagation delay per fanout load.






FIGURE 15 – OUTPUT VOLTAGE LEVELS versus DC LOADING

Terminated transmission line signal interconnections are used for best MECL 10,000 or MECL III system performance. The propagation delay and rise time of a driving gate are affected very little by capacitance loading along a matched parallel-terminated transmission line. However, the delay and characteristic impedance of the transmission line itself are affected by the distributed capacitance. Signal propagation down the line will be increased by a factor, $\sqrt{1+C_d/C_0}$. Here C_0 is the normal intrinsic line capacitance, and C_d is the distributed capacitance due to loading and stubs off the line.

Maximum allowable stub lengths for loading off of a MECL 10,000 transmission line vary with the line impedance. For example, with Z_0 = 50 ohms, maximum stub length would be 4.5 inches (1.8 in. for MECL III). But when Z_0 = 100 ohms, the maximum allowable stub length is decreased to 2.8 inches (1.0 in. for MECL III).

The input loading capacitance of a MECL 10,000 gate is about 2.9 pF and 3.3 pF for MECL III. To allow for the IC connector or solder connection and a short stub length, 5 to 7 pF is commonly used in loading calculations.

UNUSED MECL INPUTS

The input impedance of a differential amplifier, as used in the typical MECL input circuit, is very high when the applied signal level is low. Under low-signal conditions, therefore, any leakage to the input capacitance of the gate could cause a gradual buildup of voltage on the input lead, thereby adversely affecting the switching characteristics at low repetition rates.

All single-ended input MECL logic circuits contain input pulldown resistors between the input transistor bases and VEE. As a result, unused inputs may be left unconnected (the resistor provides a sink for ICBO leakage currents, and inputs are held sufficiently negative that circuits will not trigger due to noise coupled into such inputs).

Input pulldown resistor values are typically 50 $k\Omega$ and are not to be used as pulldown resistors for preceding open-emitter outputs.

Several MECL devices do not have input pulldowns. Examples are the differential line receivers. If a single differential receiver within a package is unused, one input of that receiver must be tied to the VBB pin provided, and the other input goes to VEE. Also, several MECL memories do not have input pulldowns on all inputs.

Several MECL circuits do not operate properly when inputs are connected to VCC for a HIGH logic level. Proper design practice is to set a HIGH level as about -0.9 volts below VCC with a resistor divider, a diode drop, or an unused gate output.

SECTION IV — SYSTEM DESIGN CONSIDERATIONS

THERMAL MANAGEMENT

Circuit performance and long-term circuit reliability are affected by die temperature. Normally, both are improved by keeping the IC junction temperatures low.

Electrical power dissipated in any integrated circuit is a source of heat. This heat source increases the temperature of the die relative to some reference point, normally the ambient temperature of 25°C in still air. The temperature increase, then, depends on the amount of power dissipated in the circuit and on the net thermal resistance between the heat source and the reference point.

The temperature at the junction is a function of the packaging and mounting system's ability to remove heat generated in the circuit—from the junction region to the ambient environment. The basic formula (a) for converting power dissipation to estimated junction temperature is:

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JC} + \overline{\theta}_{CA}) \tag{1}$$

or

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JA}) \tag{2}$$

where

 T_{J} = maximum junction temperature

 T_A = maximum ambient temperature

PD = calculated maximum power dissipation including effects of external loads (see Power Dissipation in section III).

 $\overline{\theta}$ JC = average thermal resistance, junction to case

 $\overline{\theta}$ CA = average thermal resistance, case to ambient

 $\overline{\theta}$ JA – average thermal resistance, junction to ambient

This Motorola recommended formula has been approved by RADC and DESC for calculating a "practical" maximum operating junction temperature for MIL-M-38510 (JAN) MECL 10,000 devices.

Only two terms on the right side of equation (1) can be varied by the user—the ambient temperature, and the device case-to-ambient thermal resistance, $\overline{\theta}_{CA}$. (To some extent the device power dissipation can be also controlled, but under recommended use the VEE supply and loading dictate a fixed power dissipation.) Both system air flow and the package mounting technique affect the $\overline{\theta}_{CA}$ thermal resistance term. $\overline{\theta}_{JC}$ is essentially independent of air flow and external mounting method, but is sensitive to package material, die bonding method, and die area.

For applications where the case is held at essentially a fixed temperature by mounting on a large or temperature-controlled heat sink, the estimated junction temperature is calculated by:

$$T_{J} = T_{C} + P_{D}(\overline{\theta}_{JC}) \tag{3}$$

FIGURE 16 – THERMAL RESISTANCE VALUES FOR STANDARD MECL IC CERAMIC PACKAGES

THERMAL RESISTANCE IN STILL AIR Package Type $ heta$ JC				
(All Using Standard* Mounting)	(°C)	Watt)	(^O C/Watt)	
(All Gold Eutectic Die Bond)	Average	Maximum	Average	Maximum
14 Lead Duai-In-Line 1/4" X 3/4" Alumina Die Area = 4096 Sq. Mils	100	130	25	40
14 Lead Flat Pack 1/4'' X 1/4'' Alumina Die Area: 4096 Sq. Mils	165	205	40	60
16 Lead Dual-In-Line 1/4'' X 3/4'' Alumina Die Area: 4096 Sq. Mils	100	130	25	40
16 Lead Flat Pack 1/4'' × 3/8'' Beryllia Die Area = 4096 Sq. Mils	88	115	13	20
20 Lead Dual-In-Line 1/4'' X-1'' Alumina Die Area = 11,349 Sq. Mils	73	95	16	25
24 Lead Dual-In-Line 1/2'' X 1-1/4'' Alumina Die Area ≈ 8192 Sq. Mils	45	55	10	15
24 Lead Flat Pack 3/8" × 5/8" Beryllia Die Area = 8192 Sq. Mils	40	52	6	10
48 Lead Quad-In-Line (QUIL) 1/2" × 1 1/4" Alumina Die Area = 16,384 Sq. Mils	40	52	8	12

*Standard Mounting Methods:

Dual In Line: In socket or on PC Board with no contact between bottom of package and socket or PC Board.

Flat Pack: Bottom of Package in direct contact with non-metallized area of PC Board

where T_C = maximum case temperature and the other parameters are as previously defined.

The maximum and average thermal resistance values for standard MECL IC packages are given in Figure 16. In Figure 17, this basic data is converted into graphs showing the maximum power dissipation allowable at various ambient temperatures (still air) for circuits mounted in the different packages, taking into account the maximum permissible operating junction temperature for long term life (> 100,000 hours).




FIGURE 17a — AMBIENT TEMPERATURE DERATING CURVES (CERAMIC DUAL-IN-LINE PKG)




FIGURE 17b – AMBIENT TEMPERATURE DERATING
CURVES (CERAMIC FLAT PKG)

AIR FLOW

The effect of air flow over the packages on $\overline{\theta}_{JA}$ (due to a decrease in $\overline{\theta}_{CA}$) is illustrated in the graphs of Figure 18. This air flow reduces the thermal resistance of the package, therefore permitting a corresponding increase in power dissipation without exceeding the maximum permissible operating junction temperature.

As an example of the use of the information above, the maximum junction temperature for a 16 lead ceramic dual-in-line packaged MECL 10,000 quad OR/NOR gate (MC10101L) loaded with four 50 ohm loads can be calculated. Maximum total power dissipation (including 4 output loads) for this quad gate is 195 mW. Assume for this thermal study that air flow is 500 linear feet

per minute. From Figure 18, $\overline{\theta}_{JA}$ is 50°C/W. With T_A (air flow temperature at the device) equal to 25°C, the following maximum junction temperature results:

$$T_J = P_D(\overline{\theta}_{JA}) + T_A$$

 $T_J = (0.195 \text{ W}) (50^{\circ}\text{C/W} + 25^{\circ}\text{C} = 34.8^{\circ}\text{C})$

Under the above operating conditions, the MECL 10,000 quad gate has its junction elevated above ambient temperature by only 9.8° C.




FIGURE 18a — AIRFLOW versus THERMAL RESISTANCE (CERAMIC DUAL-IN-LINE PKG)




FIGURE 18b — AIRFLOW versus THERMAL RESISTANCE (CERAMIC FLAT PKG)

Even though different device types mounted on a printed circuit board may each have different power dissipations, all will have the same input and output levels provided that each is subject to identical air flow and the same ambient air temperature. This eases design, since the only change in levels between devices is due to the increase in ambient temperatures as the air passes over the devices, or differences in ambient temperature between two devices.

The majority of MECL 10,000, 10800, and MECL III users employ some form of air-flow cooling. As air passes over each device on a printed circuit board, it absorbs heat from each package. This heat gradient from the first package to the last

package is a function of the air flow rate and individual package dissipations. Figure 19 provides gradient data at power levels of 200 mW. 250 mW, 300 mW, and 400 mW with an air flow rate of 500 lfpm. These figures show the proportionate increase in the junction temperature of each dual in-line package as the air passes over each device. For higher rates of air flow the change in junction temperature from package to package down the airstream will be lower due to greater cooling.

Power Dissipation (mW)	Junction Temperature Gradient (°C/Package)
200	0.4
250	0.5
300	0.63
400	0.88

Devices mounted on $0.062^{\prime\prime}$ PC board with Z axis spacing of $0.5^{\prime\prime}$. Air flow is 500 Ifpm along the Z axis.

FIGURE 19 — THERMAL GRADIENT OF JUNCTION TEMPERATURE (16-Pin MECL Dual In Line Package)

THERMAL EFFECTS ON NOISE MARGIN

The data sheet dc specifications for standard MECL 10,000, 10800, and MECL III devices are given for an operating temperature range from -30° C to $+85^{\circ}$ C (0° to $+75^{\circ}$ C for memories) in Figure 6b and 6c of Section II, TECHNICAL DATA. These values are based on having an airflow of 500 Ifpm over socket or P/C board mounted packages with no special heat sinking (i.e., dual-inline package mounted on lead seating plane with no contact between bottom of package and socket or P/C board and flat package mounted with bottom in direct contact with non-metallized area of P/C board). Under these conditions, adequate cooling is provided to keep the maximum operating junction temperatures below 145°C for MECL III device types 1666-1670 and below 165°C for all other MECL device types.

The designer may want to use MECL devices under conditions other than those given above. The majority of the low-power device types may be used without air and with higher $\overline{\theta}_{JA}$. However, the designer must bear in mind that junction temperatures will be higher for higher $\overline{\theta}_{JA}$, even though the ambient temperature is the same. Higher junction temperatures will cause logic levels to shift.

As an example, a 300 mW 16 lead dual-in-line ceramic device operated at $\overline{\theta}_{JA}$ = 100°C/W (in still air) shows a HIGH logic level shift of about 21 mV above the HIGH logic level when operated with 500 lfpm air flow and a $\overline{\theta}_{JA}$ = 50°C/W. (Level shift = $\Delta T_J \times 1.4$ mV/°C).

If logic levels of individual devices shift by different amounts (depending on P_D and $\theta_{JA}),$ noise margins are somewhat reduced. Therefore, the system designer must lay out his system bearing in mind that the mounting procedures to be used should minimize thermal effects on noise margin.

The following sections on package mounting and heat sinking are intended to provide the designer with sufficent information to insure good noise margins and high reliability in MECL system use.

MOUNTING AND HEAT SINK SUGGESTIONS

With large high-speed logic systems, the use of multilayer printed circuit boards is recommended to provide both a better ground plane and a good thermal path for heat dissipation. Also, a multilayer board allows the use of microstrip line techniques to provide transmission line interconnections.

Two-sided printed circuit boards may be used where board dimensions and package count are small. If possible, the V_{CC} ground plane should face the bottom of the package to form the thermal conduction plane. If signal lines must be placed on both sides of the board, the V_{EC} plane may be used as the thermal plane, and at the same time may be used as a pseudo ground plane. The pseudo ground plane becomes the ac ground reference under the signal lines placed on the same side as the V_{CC} ground plane (now on the opposite side of the board from the packages), thus maintaining a microstrip signal line environment.

Two-ounce copper P/C board is recommended for thermal conduction and mechanical strength. Also, mounting holes for low power devices may be countersunk to allow the package bottom to contact the heat plane. This technique used along with thermal paste will provide good thermal conduction.

Printed channeling is a useful technique for conduction of heat away from the packages when the devices are soldered into a printed circuit board. As illustrated in Figure 20, this heat dissipation method could also serve as VEE voltage distribution or as a ground bus. The channels should terminate into channel strips at each side or the rear of a plug-in type printed circuit board. The heat can then be removed from the circuit board, or board slide rack, by means of wipers that come into thermal contact with the edge channels.




FIGURE 20 — CHANNEL/WIPER HEAT SINKING ON DOUBLE LAYER BOARD

For operating some of the higher power device types* in 16 lead dual-in-line packages in still air, requiring $\overline{\theta}_{\rm JA}<100^{\rm o}{\rm C/W}$, a suitable heat sink is the IERC LIC-214A2WCB shown in Figure 21. This sink reduces the still air $\overline{\theta}_{\rm JA}$ to around 55°C/W. By mounting this heat sink directly on a copper ground plane (using silicone paste) and passing 500 Ifpm air over the packages, $\overline{\theta}_{\rm JA}$ is reduced to approximately 35°C/W, permitting use at higher ambient temperatures than +85°C (+75°C for memories) or in lowering TJ for improved reliability.




FIGURE 21 – MECL HIGH-POWER
DUAL-IN-LINE
PACKAGE MOUNTING METHOD

It should be noted that the use of a heat sink on the top surface of the dual-in-line package is not very effective in lowering the $\overline{\theta}_{JA}$. This is due to the location of the die near the bottom surface of the package.

Also, very little (< 10%) of the internal heat is withdrawn through the package leads due to the isolation from the ceramic by the solder glass seals and the limited heat conduction from the die through 1.0 to 1.5 mil aluminum bonding wires.

INTERFACING MECL TO SLOWER LOGIC TYPES

MECL circuits are interfaceable with most other logic forms. For MECL/TTL/DTL interfaces, when MECL is operated at the recommended =5.2 volts and TTL/DTL at +5 V supply, currently available translator circuits, such as the MC10124 and MC10125, may be used.

For systems where a dual supply (-5.2 V and +5 V) is not practical, the MC12000 includes a single supply MECL to TTL and TTL to MECL translator, or a discrete component translator can be designed. For details, see MECL System Design Handbook. Such circuits can easily be made fast enough for any available TTL.

 MC1654, 1678, 1694, 10128, 10129, 10136, 10137, 10177, 10182, and 10804. Max P_D > 800 mW. MECL also interfaces readily with MOS. With CMOS operating at +5 V, any of the MECL to TTL translators works very well. On the other hand, CMOS will drive MECL directly when using a common -5.2 V supply.

Specific circuitry for use in interfacing MECL families to other logic types is given in detail in the MECL System Design Handbook.

Complex MECL 10,000 functions are presently available to interface MECL 10,000 with MOS logic, MOS memories, TTL three-state circuits, and IBM bus logic levels. See Application Note AN-720 for additional interfacing information.

CIRCUIT INTERCONNECTIONS

Though not necessarily essential, the use of multilayer printed circuit boards offers a number of advantages in the development of high-speed logic cards. Not only do multilayer boards achieve a much higher package density, interconnecting leads are kept shorter, thus minimizing propagation delay between packages. This is particularly beneficial with MECL III which has relatively fast (1 ns) rise and fall times. Moreover, the unbroken ground planes made possible with multilayer boards permit much more precise control of transmission line impedances when these are used for interconnecting purposes. Thus multilayer boards are recommended for MECL III layouts and are justified when operating MECL 10,000 at top circuit speed, when high-density packaging is a requirement, or when transmision line interconnects are used.

Point-to-point back-plane wiring without matched line terminations may be employed for MECL interconnections if line runs are kept short. At MECL 10,000 speeds, this applies to line runs up to 6 inches, and for MECL III up to 1 inch (maximum open wire lengths for less than 100 mV undershoot). But, because of the open-emitter outputs of MECL 10,000 and MECL III circuits, pull-down resistors are always required. Several ways of connecting such pull-down resistors are shown in Figure 22.

Resistor values for the connection in Figure 22a may range from 270 ohms to 2 k Ω depending on power and load requirements. (See MECL System Design Handbook.) Power may be saved by connecting pull-down resistors in the range of 50 ohms (100 ohm minimum for MC10,500 and MC10,600 Series parts) to 150 ohms, to -2.0 Vdc, as shown in Figure 22b. Use of a series damping resistor, Figure 22c, will extend permissible lengths of unmatched-impedance interconnections, with some loss of edge speed.

With proper choice of the series damping resistor, line lengths can be extended to any length,** while limiting overshoot and undershoot to a predetermined amount. Damping resistors usually range in value from 10 ohms to 100 ohms, depending on the line length, fanout, and line impedance. The open emitter-follower outputs of MECL III and MECL 10,000 give the system designer all possible line driving options.

Limited only by fine attenuation and band width characteristics.




FIGURE 22 — PULL-DOWN RESISTOR TECHNIQUES

One major advantage of MECL over saturated logic is its capability for driving matched-impedance transmission lines. Use of transmission lines retains signal integrity over long distances. The MECL III and MECL 10,000 emitter-follower output transistors will drive a 50-ohm transmission line (100 ohms or greater for MECL 10,500 and MC10,600 Series) terminated to -2.0 Vdc. This is the equivalent current load of 22 mA in the HIGH logic state and 6 mA in the LOW state.

Parallel termination of transmission lines can be done in two ways. One, as shown in Figure 23a, uses a single resistor whose value is equal to the impedance (Z_0) of the line. A terminating voltage (V_{TT}) of $-2.0\,$ Vdc must be supplied to the terminating resistor.

Another method of parallel termination uses a pair of resistors, R1 and R2. Figure 23b illustrates this method. The following two equations are used to calculate the values of R1 and R2:

$$R1 = 1.6 Z_0$$

 $R2 = 2.6 Z_0$




FIGURE 23a - PARALLEL TERMINATED LINE




FIGURE 23b – PARALLEL TERMINATION
– THEVENIN EQUIVALENT

Another popular approach is the seriesterminated transmission line (see Figure 24). This differs from parallel termination in that only one-half the logic swing is propagated through the lines. The logic swing doubles at the end of the transmission line due to reflection on an open line, again establishing a full logic swing.




FIGURE 24 - SERIES TERMINATED LINE

To maintain clean wave fronts, the input impedance of the driven gate must be much greater than the characteristic impedance of the transmission line. This condition is satisfied by MECL circuits which have high impedance inputs. Using the appropriate terminating resistor (Rs) at point A (Figure 24), the reflections in the transmission line will be terminated.

The advantages of series termination include ease of driving multiple series-terminated lines, low power consumption, and low cross talk between adjacent lines. The disadvantage of this system is that loads may not be distributed along the transmission line due to the one-half logic swing present at intermediate points.

For board-to-board interconnections, coaxial cable may be used for signal conductors. The termination techniques just discussed also apply when using coax. Coaxial cable has the advantages of good noise immunity and low attenuation at high frequencies. No significant performance degradation occurs for lengths up to 20 feet for MECL 111, and up to 50 feet for MECL 10,000.

Twisted pair lines are one of the most popular methods of interconnecting cards or panels. The complementary outputs of any MECL III or MECL 10,000 function are connected to one end of the twisted pair line, and any MECL differential line receiver to the other as shown in the example, Figure 25. RT is used to terminate the twisted pair line. The 1 to 1.5 V common-mode noise rejection of the line receiver ignores common-mode cross talk, permitting multiple twisted pair lines to be tied into cables. MECL signals may be sent very long distances (> 1000 feet) on twisted pair, although line attenuation will limit bandwidth, degrading edge speeds when long line runs are made.




FIGURE 25 – TWISTED PAIR LINE DRIVER/RECEIVER

If timing is critical, parallel signal paths (shown in Figure 26) should be used when fanout to several cards is required. This will eliminate distortion caused by long stub lengths off a signal path.

Wire-wrapped connections can be used with MECL 10,000. For MECL III, the fast edge speeds (1 ns) create a mismatch at the wire-wrap connections which can cause reflections, thus reducing noise immunity. The mismatch occurs also with MECL 10,000, but the distance between the wire-wrap connection and the end of the line is generally short enough so the reflections cause no problem.




FIGURE 26 - PARALLEL FANOUT TECHNIQUES

Series damping resistors may be used with wirewrapped lines to extend permissible backplane wiring lengths. Twisted pair lines may be used for even longer distances across large wire-wrapped cards. The twisted pair gives a more defined characteristic impedance (than a single wire), and can be connected either single-ended, or differentially using a line receiver.

The recommended wire-wrapped circuit cards have a ground plane on one side and a voltage plane on the other, to insure a good ground and a stable voltage source for the circuits. In addition, the ground plane near the wire-wrapped lines lowers the impedance of those lines and facilitates terminating the line. Finally, the ground plane serves to minimize cross talk between parallel paths in the signal lines. Point-to-point wire routing is recommended because cross talk will be minimized and line lengths will be shortest. Commercial wire-wrap boards designed for MECL 10,000 are available from several vendors.

Microstrip and Stripline

Microstrip and stripline techniques are used with printed circuit boards to form transmission lines. Microstrip consists of a constant-width conductor on one side of a circuit board, with a ground plane on the other side (shown in Figure 27). The characteristic impedance is determined by the width and thickness of the conductor, the thickness of the circuit board, and the dielectric constant of the circuit board material.

Stripline is used with multilayer circuit boards as shown in Figure 27. Stripline consists of a constant-width conductor between two ground planes.

Refer to MECL System Design Handbook for a full discussion of the properties and use of these lines.




FIGURE 27 — PC INTERCONNECTION LINES FOR USE WITH MECL

CLOCK DISTRIBUTION

Clock distribution can be a system problem. At MECL 10,000 speeds, either coaxial cable or twisted pair line (using the MC10101 and MC10115) can be used to distribute clock signals throughout a system. Clock line lengths should be controlled and matched when timing could be critical. Once the clocking signals arrive on card, a tree distribution should be used for large-fanouts at high frequency. An example of the application of this technique is shown in Figure 28.




FIGURE 28 - 64 FANOUT CLOCK DISTRIBUTION

Because of the very high clock rates encountered in MECL III systems, rules for clocking are more rigorous than in slower systems.

The following guidelines should be followed for best results:

A. On-card Syncrhonous Clock Distribution via Transmission Line

- Use the NOR output in developing clock chains or trees. Do not mix OR and NOR outputs in the chain.
 - 2. Use balanced fanouts on the clock drivers.
- 3. Overshoot can be reduced by using two parallel drive lines in place of one drive line with twice the lumped load.

- 4. To minimize clock skewing problems on synchronous sections of the system, line delays should be matched to within 1 ns.
- 5. Parallel drive gates should be used when clocking repetition rates are high, or when high capacitance loads occur. The bandwidth of a MECL III gate may be extended by paralleling both halves of a dual gate. Approximately 40 or 50 MHz bandwidth can be gained by paralleling two or three clock driver gates.
- 6. Fanout limits should be applied to clock distribution drivers. Four to six loads should be the maximum load per driver for best high speed performance. Avoid large lumped loads at the end of lines greater than 3 inches. A lumped load, if used, should be four or fewer loads.
- 7. For wire-OR (emitter dotting), two-way lines (busses) are recommended. To produce such lines, both ends of a transmission line are terminated with 100-ohms impedance. This method should be used when wire-OR connections exceed 1 inch apart on a drive line.

B. Off-Card Clock Distribution

1. The OR/NOR outputs of an MC1660 may be used to drive into twisted pair lines or into flat, fixed-impedance ribbon cable. At the far end of the twisted pair an MC1692 differential line receiver is used. The line should be terminated as shown in Figure 25. This method not only provides high speed, board-to-board clock distribution, but also provides system noise margin advantages. Since the line receiver operates independently of the VBB reference voltage (differential inputs) the noise margin from board to board is also independent of temperature differentials.

LOGIC SHORTCUTS

MECL circuitry offers several logic design conveniences. Among these are:

- 1. Wire-OR (can be produced by wiring MECL output emitters together outside packages).
- Complementary Logic Outputs (both OR and NOR are brought out to package pins in most cases).

An example of the use of these two features to reduce gate and package count is shown in Figure 29.




FIGURE 29 – USE OF WIRE-OR AND COMPLEMENTARY OUTPUTS

The connection shown saves several gate circuits over performing the same functions with non-ECL type logic. Also, the logic functions in Figure 29 are all accomplished with one gate propagation delay time for best system speed. Wire-ORing permits direct connections of MECL circuits to busses. (MECL System Design Handbook and Application Note AN-726).

Propagation delay is increased approximately 50 ps per wire-OR connection. In general, wire-OR should be limited to 6 MECL outputs to maintain

a proper LOW logic level. The MC10123 is an exception to this rule because it has a special VOL level that allows very high fanout on a bus or wire-OR line. The use of a single output pull-down resistor is recommended per wire-OR, to economize on power dissipation. However, two pull-down resistors per wired-OR can improve fall times and be used for double termination of busses.

Wire-OR should be done between gates in a package or nearby packages to avoid spikes due to line propagation delay. This does not apply to bus lines which activate only one driver at a time.

SYSTEM CONSIDERATIONS - A SUMMARY OF RECOMMENDATIONS


	MECL 10,000	MECL III		
Power Supply Regulation	10% or better*	10% or better*		
On-Card Temperature Gradient	Less Than 25°C	Less Than 25 ⁰ C		
Maximum Non-Transmission Line Length (No Damping Resistor)	8′′	1"		
Unused Inputs	Leave Open**	Leave Open**		
PC Board	Board Standard 2-Sided or Multilayer			
Special Cooling Requirements	No	No		
Bus Connection Capability	Yes (Wire-OR)	Yes (Wire-OR)		
MSI/LSI Parts	Yes	Yes (MSI)		
Maximum Twisted Pair Length (Differential Drive)	Limited by Cable Response Only, Usually > 1000'	Limited by Cable Response Only, Usually > 1000'		
The Ground Plane to Occupy Percent Area of Card	> 50%	> 75%		
Wire Wrap may be used	Yes	Not Recommended		
Compatible with MECL 10,000	_	Yes		

^{*} At the devices.


^{**}Except special functions without input pull-down resistors.

PACKAGE OUTLINE DIMENSIONS


A letter suffix to the MECL logic function part number is used to specify the package style (see drawings below). See appropriate selector guide for specific packaging available for a given device type.



PACKAGE OUTLINE DIMENSIONS (continued)



PACKAGE OUTLINE DIMENSIONS (continued)



SUPPLEMENTARY LITERATURE

- "Improve Fast-Logic Designs," by Bill Blood, Electronic Design, May 10, 1973.
- "Interface TTL Systems with ECL Circuits," by George Adams, EDN, September 5, 1973.
- "Increasing Minicomputer Speed with Emitter-Coupled Logic," by Jon De Laune, Computer Design, February 1974.
- "An Engineering Comparison Study MECL 10,000 and Schottky TTL," Motorola Inc., 1974.
- "ECL Circuits Drive Light-Emitting Diodes," by Bill Blood, EDN, January 20, 1974.
- "Four-Digit BCD Programmability Featured in Variable Modulus 60 MHz Counter," by Tom Balph and Bill Blood, Electronic Design, March 15, 1974.
- 7. "Build a Low Cost ECL Logic Probe," by Tom Balph, Electronic Design, August 16, 1974.

with a Computer Program

- "A CAD Program for High Speed Logic Element Interconnections," by Thomas Balph, William Blood, and Jerry Prioste, Computer Design, May 1975.
- "Build a Clock Bias Circuit for ECL Flip-Flops," by T. Balph and H. Gnauden, EDN, May 5, 1975.
- 10. "M10800 Microprogrammed Demonstrator" by T. Balph, Electro 77, Session 31.
- "Get the Best Processor Performance by Building It From ECL Bit Slices," by Tom Balph and Bill Blood, Electronic Design, June 7, 1977.
- "M10800, A MECL Microprogrammable On-Line Demonstrator," by Tom Balph, Motorola Inc, 1977.
- "MECL System Design Handbook," by Bill Blood, Motorola Inc.

APPLICATION NOTES

Copies of these Application Notes and Engineering Bulletins can be obtained from your Motorola representative or authorized distributor, or from Technical Information Center, Motorola Semiconductor Products Inc., P.O. Box 20912, Phoenix, Arizona 85036.


AN-270	Nanosecond Pulse Handling Techniques	AN-701	10,000 20 410
AN-417E	3 IC Crystal Controlled Oscillators		AC Data Sheet Specifications
AN-504	The MC1600 Series MECL III Gates	AN-709	MECL 10,000 Arithmetic Elements,
AN-532	A MTTL and MECL Avionics Digital Fre-		MC10179, MC10180, MC10181
	quency Synthesizer	AN-720	Interfacing with MECL 10,000 Integrated
AN-556	Interconnection Techniques for Moto-		Circuits
	rola's MECL 10,000 Series Emitter Coupled Logic	AN-726	Bussing with MECL 10,000 Integrated Circuits
AN-565	Using Shift Registers as Pulse Delay	AN-730	A High-Speed FIFO Memory Using the MECL MCM10143 Register File
	Networks		ÿ
AN-567	MECL Positive and Negative Logic	AN-742	A 200 MHz Autroranging MECL-McMOS
AN-579	Testing MECL 10,000 Integrated Logic		Frequency Counter
	Circuits	AN-744	A Phase-Locked Loop Tuning System
AN-581	An MSI 500 MHz Freugency Counter		for Television
	Using MECL and MTTL	AN-746	A 3-1/2 Digit DVM Using an Integrated
AN-583	A MECL 10,000 Main Frame Memory		Circuit Dual Ramp System
	Employing Dynamic MOS RAMs	AN-774	A Simple High Speed Bipolar Micro-
AN-584	Programmable Counters Using the		processor Illustrates System Design and
	MC10136 and MC10137 MECL 10,000		Microprogram Techniques
	Universal Counters	AN-776	The M10800 MECL LSI Processor Family
AN-586	Measure Frequency and Propagation	55.47	5
	Delay with High Speed MECL Circuits	EB-47	Event Counter and Storage Latches for High Frequency, High Resolution
AN-592	AC Noise Immunity of MECL 10,000		Counters
	Integrated Circuits	EB-48	A Time Base and Control Logic Sub-
AN-700	Simulate MECL System Interconnections	CD-40	system for High Frequency, High Reso-
	with a Computer Program		o, stem is ringin requerity, ringin heso-

Jution Counters


SELECTOR GUIDES

MECL 10,000 INTEGRATED CIRCUITS

MC10,100/10,200 Series (-30 to +85°C) MC10,500/10,600 Series (-55 to +125°C)














보는 하는 요즘 나 하루 동생은 경기 경기 없는 것이었다.	Devic	Device Type					
Function	-30 to +85°C	-55 to +125°C	Case				
NOR GATES							
Quad 2-Input with Strobe	MC10100	MC10500	620, 648, 650				
Quad 2-Input	MC10102	MC10502	620, 648, 650				
Triple 4-3-3-Input	MC10106	MC10506	620, 648, 650				
Dual 3-Input 3-Output	MC10111	_	620, 648				
(High Speed)	MC10211	MC10611	620, 648, 650				
OR GATES			<u> </u>				
Quad 2-Input	MC10103	MC10503	620, 648, 650				
Dual 3-Input 3-Output	MC10110	-	620, 648				
(High Speed)	MC10210	MC10610	620, 648, 650				
AND GATES							
Quad 2-Input	MC10104	MC10504	620, 648, 650				
Hex	MC10197	MC10597	620, 648, 650				
COMPLEX GATES							
Quad OR/NOR	MC10101	MC10501	620, 648, 650				
Triple 2-3-2 Input OR/NOR	MC10105	MC10505	620, 648, 650				
Triple 2-Input Exclusive OR/Exclusive NOR	MC10107	MC10507	620, 648, 650				
Dual 4-5-Input OR/NOR	MC10109	MC10509	620, 648, 650				
Quad Exclusive OR	MC10113	MC10513	620, 648, 650				
Dual 2-Wide 2-3-Input OR-AND/OR-AND-Invert	MC10117	MC10517	620, 648, 650				
Dual 2-Wide 3-Input OR-AND	MC10118	MC10518	620, 648, 650				
4-Wide 4-3-3-3 Input OR-AND Gate	MC10119	MC10519	620, 648, 650				
OR-AND/OR-AND-INVERT Gate	MC10121	MC10521	620, 648, 650				
Hex Buffer with Enable	MC10188		620, 648				
Hex Inverter with Enable	MC10189	NOME	620, 648				
Hex Inverter/Buffer	MC10195	MC10595	620, 648, 650				
High-Speed Dual 3-Input 3-Output OR/NOR	MC10212	MC10612	620, 648, 650				
TRANSLATORS							
Quad MTTL to MECL	MC10124	MC10524	620, 648, 650				
Quad MECL to MTTL	MC10125	MC10525	620, 648, 650				
Triple MECL to NMOS	MC10177		620				
RECEIVERS							
Triple Line	MC10114	MC10514	620, 648, 650				
Quad Line	MC10115	MC10515	620, 648, 650				
Triple Line	MC10116	MC10516	620, 648, 650				
(High Speed)	MC10216	MC10616	620, 648, 650				
Quad Bus	MC10129		620				

MECL 10,000 INTEGRATED CIRCUITS (continued)

교기는 어린 남자들은 나는 이렇다 하고 하고 있는데 중에 함께 함께 하다.	Devic			
Function	-30 to +85°C	-55 to +125°C	Case	
FLIP-FLOPS				
Dual Type D Master-Slave	MC10131	MC10531	620, 648, 650	
(High Speed)	MC10231	MC10631	620, 648, 650	
Dual J-K Master-Slave	MC10135	MC10535	620, 648, 650	
Hex D Master-Slave	MC10176	MC10576	620, 648, 650	
DRIVERS			L	
Triple 4-3-3 Input Bus Driver	MC10123		620, 648	
Bus Driver	MC10128		620	
PARITY CHECKER				
12-Bit Parity Generator-Checker	MC10160	MC10560	620, 648, 650	
ENCODER				
8-Input Encoder	MC10165	MC10565	620, 648, 650	
DECODERS				
Binary to 1-8 (low)	MC10161	MC10561	620,648,650	
Binary to 1-8 (high)	MC10162	MC10562	620, 648, 650	
Dual Binary to 1-4 (low)	MC10171	MC10571	620, 648, 650	
Dual Binary to 1-4 (high)	MC10172	MC10572	620, 648, 650	
DATA SELECTORS/MULTIPLEXERS		T		
Dual Multiplexer with Latch and Common Reset	MC10132	MC10532	620, 648, 650	
Dual Multiplexer with Latch	MC10134	MC10534	620, 648, 650	
Quad 2-Input Multiplexer (non-inverting)	MC10158	MC10558	620, 648, 650 620, 648, 650	
Quad 2-Input Multiplexer (inverting)	MC10159	MC10559		
8-Line Multiplexer	MC10164	MC10564	620, 648, 650 620, 648	
Quad 2-Input Multiplexer/Latch	MC10173	14010574	· ·	
Dual 4 to 1 Multiplexer	MC10174	MC10574	620, 648, 650	
LATCHES	MC10130	MC10530	620,648,650	
Quad (common clock)	M	MC10533	620, 648, 650	
Quad (negative transition)	MC10133	MC10553	620, 648, 650	
Quad (positive transition)	MC10153	MC10568	620, 648, 650	
Quad	MC10168 MC10175	MC10575	620, 648, 650	
Quint	WICTOT73	10070	020,040,030	
MULTIVIBRATORS	AAC10100		620, 648	
Monostable Multivibrator	MC10198		620, 648	
SHIFT REGISTERS	MC10141	MC10541	620, 648, 650	
Four-Bit Universal	WC10141	W/C10341	020,040,030	
ERROR DETECTION-CORRECTION	MC10163	MC10563	620, 648, 650	
IBM Code Motorola Code	MC10193	MC10593	620, 648, 650	
COUNTERS Universal Hexadecimal	MC10136	MC10536	620, 648, 650	
Universal Decade	MC10137	MC10537	620, 648, 650	
Bi-Quinary	MC10138	MC10538	620, 648, 650	
Binary	MC10178	MC10578	620, 648, 650	
GENERATOR CHECKER				
9 + 2-Bit Parity	MC10170	MC10570	620, 648, 650	
Hex "D" Master-Slave/with Reset	MC10186	MC10586	620, 648, 650	
Quad MST-to-MECL 10,000	MC10190	MC10590	620, 648, 650	
Hex MECL 10,000-to-MST	MC10191	MC10591	620, 648, 650	
BUS TRANSCEIVER		14010504	000 040 050	
Dual Simultaneous	MC10194	MC10594	620, 648, 650	
ARITHMETIC FUNCTIONS		T	000 010 0==	
Look-Ahead Carry Block	MC10179	MC10579	620, 648, 650	
Dual High Speed Adder/Subtractor	MC10180	MC10580	620, 648, 650	
4-Bit Logic Unit/Function Generator	MC10181	MC10581	623, 649, 652	
2-Bit Logic Unit/Function Generator	MC10182	MC10582	620, 648, 650	
4 x 2 Multiplier	MC10183	-	623	
2 x 1-Bit Array Multiplier	MC10287	MC10687	620, 648, 650	
(High Speed)	1	1	l	

MECL 10,000 INTEGRATED CIRCUITS (continued)

	Devic	Device Type					
Function	-30 to +85°C	-55 to +125°C	Case				
COMPARATOR							
5-Bit Magnitude	MC10166	MC10566	620, 648 650				
MEMORIES			-				
16-Bit Multiport Register File (RAM) (8 x 2)	MCM10143	van	623				
64-Bit Random Access (64 x 1)	MCM10148	MCM10548	620, 650				
64-Bit Register File (RAM) (16 x 4)	MCM10145	MCM10545	620, 650				
128-Bit Random Access (128 x 1)	MCM10147	MCM10547	620, 650				
256-Bit Random Access (256 x 1)	MCM10144	MCM10544	620, 650				
256 Bit Random Access (256 x 1)	MCM10152	MCM10552	620, 650				
1024-Bit Random Access (1024 x 1)	MCM10146						
256 Bit Programmable Read Only (32 x 8)	MCM10139	1					
1024 Bit Programmable Read Only (256 x 4)	MCM10149	MCM10549	620, 650 620, 650				


MIL-M-38510 JAN QUALIFIED MECL DEVICES

Function and Standard Equivalent	MIL-M-38510 Device	
Quad OR/NOR Gate (MC10501)	JM38510/06001BEB, BFB	
Quad 2-Input NOR Gate (MC10502)	JM38510/06002BEB, BFB	
Triple 2-3-2 OR/NOR Gate (MC10505)	JM38510/06003BEB, BFB	
Triple 4-3-3 NOR Gate (MC10506)	JM38510/06004BEB, BFB	
Triple Exclusive OR/NOR Gate (MC10507)	JM38510/06005BEB, BFB	
Dual 4-5 Input OR/NOR Gate (MC10509)	JM38510/06006BEB, BFB	
Dual D Flip-Flop (MC10531)	JM38510/06101BEB, BFB	
Dual D Flip-Flop (MC10631)	JM38510/06102BEB, BFB	
Hex D Flip-Flop (MC10576)	JM38510/06103BEB, BFB	
Dual J-K Flip-Flop (MC10535)	JM38510/06104BEB, BFB	

MIL-M-38510 PROCESSED MECL CIRCUITS are also available. Contact your Motorola sales representative or authorized distributor for details.

MECL III INTEGRATED CIRCUITS

MC1600 Series (-30 to +85°C)



	Device Type					
Function	-30° to +85°C	Case				
GATES						
Dual 4-Input OR/NOR	MC1660	620,650				
Dual 4-5-Input OR/NOR	MC1688	650				
Quad 2-Input NOR	MC1662	620,650				
Triple 2-Input Exclusive NOR	MC1674	620,650				
Quad 2-Input OR	MC1664	620,650				
Triple 2-Input Exclusive OR	MC1672	620,650				
FLIP-FLOPS						
Dual Clocked R-S	MC1666	620,650				
Dual Clocked Latch	MC1668	620,650				
Master-Slave Type D	MC1670	620,650				
UHF Prescaler Type D	MC1690	620,650				
COUNTERS						
Binary	MC1654	620				
Bi-Quinary	MC1678	620				
1 GHz Divide-by-Four	MC1699	620, 650				
SHIFT REGISTER						
4-Bit Shift	MC1694	620				
MULTIVIBRATOR						
Voltage-Controlled	MC1658	620,648,650				
OSCILLATOR						
Emitter Coupled	MC1648	607,632,646				
COMPARATOR						
Dual A/D	MC1650/MC1651	620, 650				
RECEIVER						
Quad Line	MC1692	620,650				
PRESCALER						
1 GHz Divide-by-Four	MC1697	626				

COMPUTER SLICES

The MECL 10800 ECL 4-bit slice processor family

LSI INTEGRATED CIRCUITS

MC10800 series (-30 °C to +85 °C) MC10800 M series (-55 °C to +150 °C T_J)






New Package: QUIL-48 pins





Function	Device Type	Case
4-bit Processor Slice	MC10800	725
Microprogram Control Function	MC10801	725
Timing Function	MC10802	623
Memory Interface Function	MC10803	725
4-bit Bidirectional Translator with Latch (ECL ↔ TTL)	MC10804	620
5-bit Bidirectional Translator with Latch (ECL ↔ TTL)	MC10805	729
Dual Access Stack	MC10806	725
5-bit Bidirectional MECL Transceiver with Latch	MC10807	620
Multibit Shifter (16 bits)	MC10808	725

PHASE-LOCKED LOOP



Logic Products for Phase-Locked Loop Applications

FUNCTIONS AND CHARACTERISTICS

		Temperature Ran	ge	Family Frequency Power Dissip			
	0 to 75 °C	-30 to +85 °C	-55 to +125 °C	Family	MHz (typ.)	mW (typ./pkg.)	Case
Voltage Controlled Oscillator		MC1648	MC1648M	MECL.	225	150	607, 632, 646
Voltage Controlled Multivibrator		MC1658		MECL	150	125	620, 648, 650
4 Prescaler (Low Cost)	MC1697			MECL	1200	320	626
÷4 Prescaler		MC1699		MECL	1200	320	620, 650
Dual Voltage Controlled Multivibrator	MC4024		MC4324	MTTL	30	150	607, 632, 646
Programmable = N Decade (±0-9)	MC4016	1	MC4316	MTTL	10	250	620, 648, 650
Two programmable ÷ N (÷0.1, ÷0-4)	MC4017		MC4317	MTTL	10	250	620, 648, 650
Programmable ÷ N Hexadecimal (÷0-15)	MC4018		MC4318	MTTL	10	250	620, 648, 650
Two programmable = N (=0-3, =0-3)	MC4019		MC4319	MTTL	10	250	620, 648, 650
Universal (÷2:12 except 7 and 11)	MC4023		MC4323	MTTL	30	200	632, 646, 607
Phase Frequency Detector	MC4044		MC4344	MTTL	8	85	607, 632, 646
Digital Mixer/Translator	MC12000			MECL	250	425	632, 646
Analog Mixer		MC12002	MC12502	MECL	300	60	632, 646
2-Modulus Prescaler (15, 16)		MC12009	MC12509	MECL	500	310	TBA* 620, 648
2 Modulus Prescaler (÷8, ÷9)		MC12011	MC12511	MECL	600	310	TBA* 620, 648
Prescaler (÷2, ÷5/6, ÷10/11, ÷10/12)	MC12012			MECL	200	495	620, 648
2-Modulus Prescaler (÷10, ÷11)		MC12013	MC12513	MECL	600	310	620, 648
Counter Control Logic	MC12014		MC12514	MECL	25	150	620, 648
Offset Control Logic		MC12020	MC12520	MECL	1	35	632, 646
Offset Programmer		MC12021	MC12521	MECL		35	620, 648
Analog Loop		MC12030	MC12530	MECL	50		TBA*
Phase Frequency Detector	MC12040		MC12540	MECL	70	520	632, 646, 607
Crystal Oscillator	MC12060		MC12560	MECL	0.1 to 2.0	175	620, 648
Crystal Oscillator	MC12061		MC12561	MECL	2.0 to 20	210	620, 648


^{*}TBA: To be announced

⁻ other parts for PLL Application are available in TTL-LS and C-MOS -

MECL 10,000 Logic 3

MC10100/MC10500

QUAD 2-INPUT NOR GATE WITH STROBE



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		−55 ^o C		-30°C		+25°C		+85°C		+125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1E	-	29	-	29		26	-	29		29	mAdc
Input Current Independent Inputs Common Input	linH		415 800	-	390 750	_	245 470		245 490		245 470	μAdc
Switching Times Propagation Delay	^t pd	1.0	3.7	1.0	3.1	1.0	2.9	1.0	3.3	1.0	3.7	ns
Rise Time, Fall Time (20% to 80%)	t+,t	1.0	4.0	1.1	3.6	1.1	3.3	1.1	3.7	1.0	4.0	ns


-55°C and +125°C test values apply to MC105xx devices only.

MC10101/MC10501

QUAD OR/NOR GATE

MC10102/MC10502

QUAD 2-INPUT NOR GATE




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-30	0°C	+ 25	5°c	+85	5°C	+ 12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		29		29	_	26		29		29	mAdc
Input Current Independent Inputs Common Input (MC10101/10501)	linH		450 910		425 850		2 6 5 535		2 6 5 535		245 535	μAdc
Switching Times Propagation Delay	t _{pd}	1.0	3.7	1.0		1.0	2.9	1.0	3.3		3.7	ns
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	4.0	1.1	3.6	1.1	3.3	1.1	3.7	1.0	4.0	ns

.55°C and +125°C test values apply to MC105xx devices only.

MC10103/MC10503

QUAD 2-INPUT OR GATE




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5!	5°C	-3	o°c	+2!	5°C	+85	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Unit								
Power Supply Drain Current	ΙE	_	29	_	29	_	26	_	29	_	29	mAdc
Input Current	linH	_	415	_	390		245	_	245	_	245	μAdc
Switching Times Propagation Delay	t _{pd}	1.0	3.7	1.0	3.1	1.0	2.9	1.0	3.3	1.0	3.7	ns
Rise Time, Fall Time (20% to 80%)	t+,t-	1.1	4.0	1.1	3.6	1.1	3.3	1.1	3.7	1.1	4.0	ns

⁻⁵⁵ $^{\rm O}$ C and +125 $^{\rm O}$ C test values apply to MC105xx devices only.

MC10104/MC10504

QUAD 2-INPUT AND GATE



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5!	5°C	- 30	o°c	+25	5°C	+8!	5°C	+ 12	25°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	-	39		39	-	35		39		39	mAdc
Input Current Pins 4, 7, 10, 13 Pins 5, 6, 11, 12	linH		450 375		425 350	1	2 6 5 220	-	2 6 5 220	-	265 220	μAdc
Switching Times Propagation Delay Rise Time, Fall Time (20% to 80%)	^t pd t+,t-	1.0		1.0		1.0		1.0		1.0	4.7 4.1	ns ns


.55°C and +125°C test values apply to MC105xx devices only.

MC10105/MC10505

TRIPLE 2-3-2 INPUT OR/NOR GATE

MC10106/MC10506

TRIPLE 4-3-3 INPUT NOR GATE




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-30	0°C	+2!	5°C	+8!	5°C	+ 12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	-	24	_	23		21		23	_	24	mAdc
Input Current	linH		450	_	425	_	265	-	265	_	265	μAdc
Switching Times												ns
Propagation Delay	t _{pd}	1.0	3.7	1.0	3.1	1.0	2.9	1.0	3.3	1.0	3.7	
Rise Time, Fall Time (20% to 80%)	t+, t~	1.0	4.0	1.1	3.6	1.1	3.3	1.1	3.7	1.0	4.0	ns

-55°C and +125°C test values apply to MC105xx devices only.

MC10107/MC10507

TRIPLE 2-INPUT EXCLUSIVE OR/EXCLUSIVE NOR




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		- 5!	5 ⁰ С	- 30	ooc	+ 2!	5°C	+ 8!	5°C	+ 12	25°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ		31		31		28		31		31	mAdc
Input Current Pins 4, 9, 14 Pins 5, 7, 15	l _{inH}	-	450 375		425 350		2 6 5 220		265 220		2 6 5 220	μAdc
Switching Times Propagation Delay Rise Time, Fall Time (20% to 80%)	^t pd t+,t-	1.0		1.1	3.8	1.1	3.7 3.5	1.1	4.0 3.8	1.0	4.5 4.3	ns ns

.55°C and +125°C test values apply to MC105xx devices only.

MC10109/MC10509

DUAL 4-5 INPUT OR/NOR GATE



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-30	ooc	+2!	5°C	+8!	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Unit								
Power Supply Drain Current	ΙE	_	16	_	15	_	14	_	15	_	16	mAdc
Input Current	linH	-	450		425	_	265	_	265	_	265	μAdc
Switching Times Propagation Delay	^t pd	1.0	3.7	1.0	3.1	1.0	2.9	1.0	3.3	1.0	3.7	ns
Rise Time, Fall Time (20% to 80%)	t+, t-	1.0	4.0	1.1	3.6	1.1	3.3	1.1	3.7	1.0	4.0	ns


^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10110

DUAL 3-INPUT 3-OUTPUT OR GATE

MC10111

DUAL 3-INPUT 3-OUTPUT NOR GATE




Numbers at ends of terminals denote pin numbers for L and P packages.

		- 30	o°C	+25	5°C	+85	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1 _E	_	42	_	38	_	42	mAdc
Input Current	linH	_	680	_	425		425	μAdc
Switching Times Propagation Delay Rise Time, Fall Time	^t pd t+, t-	1.4	3.5 3.5	1.4	3.5 3.5	1.5	3.8	ns
(20% to 80%)		<u></u>		<u> </u>	<u> </u>	<u> </u>	l	<u> </u>

MC10113/MC10513

QUAD EXCLUSIVE OR GATE




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-3	0°C	+2!	5°C	+8!	5°C	+1:	25 ⁰ C	
Characteristic	Symbol	Min	Max	Unit								
Power Supply Drain Current	lΕ	_	46	_	46	_	42		46	_	46	mAdc
Input Current	linH											μAdc
Pins 4, 7, 10, 13			450		425	-	265		265		265	
Pins 5, 6, 11, 12		_	375	_	350	_	220		220	_	220	
Pin 9		_	925		870	-	545	_	545		545	
Switching Times												ns
Propagation Delay	tpd											
Independent Inputs		1.1	4.9	1.1	4.7	1.3	4.5	1.3	5.0	1.3	5.3	
Enable Input		1.3	5.2	1.3	5.2	1.5	5.0	1.5	5.5	1.5	5.8	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.1	4.3	1.1	4.2	1.1	3.9	1.1	4.4	1.1	4.6	ns

-55°C and +125°C test values apply to MC105xx devices only.

MC10114/MC10514

TRIPLE LINE RECEIVER



V_{CC1} = Pin 1 (5) V_{CC2} = Pin 16 (4) V_{EE} = Pin 8 (12)

 t_{pd} = 2.4 ns typ (Single-Ended Input) t_{pd} = 2.0 ns typ (Differential Input)

 $P_D = 145 \text{ mW typ/pkg}$



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10114 only



L SUFFIX
CERAMIC PACKAGE
CASE 620

The MC10114/MC10514 is designed for use in sensing differential signals over long lines. An active current source and translated emitter follower inputs provide the line receiver with a common mode noise rejection limit of one volt in either the positive or the negative direction. This allows a large amount of common mode noise immunity for extra long lines.

Another feature is that the NOR outputs go to a logic low level whenever the inputs are left floating.

This device is useful in high speed central processors, minicomputers, peripheral controllers, digital communication systems, testing and instrumentation systems. It can also be used for MOS to MECL interfacing and is ideal as a sense amplifier for MOS RAMs.

A V_{BB} reference is provided which is useful in making a Schmitt trigger, allowing single-ended driving of the inputs, or other applications where a stable reference voltage is necessary.



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10514 only

Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

ELECTRICAL CHARACTERISTICS

				TEST VOLTAGE VALUES	AGE VALI	UES				
@ Test					Š	Volts				
Temperature	VIHmax	VILmin	VIHAmin VILAmax	VILAmax	VBB	*HHI^	VILH*	VIHL*	۷۱۲۱*	VEE
	MC10114									
−30°C	068.0-	-1.890	-1.205	-1.500	From	+0.110	068.0-	-1.890	-2.890	-5.2
+25 ₀ C	-0.810	-1.850	-1.105	-1.475	Pin	+0.190	-0.850	-1.810	-2.850	-5.2
2 ₀ 58+	-0.700	-1.825	-1.035	-1.440	=	+0.300	-0.825	-1.700	-2.825	-5.2
	MC10514									
ე ₀ 99−	-0.880	-1.920	-1.255	-1.510	From	+0.120	-0.920	-1.880	-2.920	-5.2
+25 ₀ C	-0.780	-1.850	-1.105	-1.475	Pin 11	+0.220	-0.850	-1.780	-2.850	-5.2
+125°C	-0.630	-1.820	- 1.000	-1.400	(15)	+0.370	-0.820	-1.630	-2.820	-5.2

		- 55	-55°C	-30 ₀ C	ပွ	+25°C	ပ	+85°C	ပ	+125°C	၁၀		
Characteristic	Symbol	Min	Max	Min	Max	Σi	Nax	Μin	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	JE	_	39	1	39	ı	35	1	66	1	98	mAdc	mAdc Vin = VIH max (Pins 4, 9, 12), VIL min (Pins 5, 10, 13)
Input Current	-ioH	ı	80	1	70	1	45	1	45	ı	45	μAdc	Test one input at a time. $V_{in} = V_{iH}$ max to
													P.U.T. and VIL min to the other input of
-	lcBO	1	1.5	1	1.5	1	1.0	1	0.1	1	1.0	1.0 µAdc	1
Reference Voltage	VBB -	-1.440	-1.320	-1.420	-1.280	-1.440 -1.320 -1.420 -1.280 -1.350 -1.230 -1.295 -1.150 -1.240 -1.120 Vdc	1.230	1.295	-1.150	-1.240	-1.120		One input from each gate tied to V pg (Pin 11).
Common Mode Rejection Test*												Vdc	V = = V
MC10114	V _O H	1	1	-1.060	-0.890	-1.060 -0.890 -0.960 -0.810 -0.890 -0.700	-0.810	0.890	0.700		ı)	gate under test and Vivings Vivingspec.
MC10514		-1.080 -0.880	-0.880	ı	1	-0.930 -0.780	-0.780	1	1	-0.825 -0.630	-0.630		tively, to the other input of each gate.
MC10114	VOL	1		-1.890	-1.675	-1.890 -1.675 -1.850 -1.650 -1.825 -1.615	1.650	-1.825	1.615	1		Vdc	
MC10514		-1.920 -1.655	-1.655	ı	1	-1.850 -1.620	1.620	ı	1	-1.820 -1.545	-1.545		
Switching Times												υS	For single-ended input testing one input from
Propagation Delay	tpd	1.0	4.3	1.0	4.4	1.0	4.0	6.0	4.3	1.0	4.7		each gate must be tied to VBB (Pin 11).
Rise Time, Fall Time	t+, t-	1.3	3.8	1.5	3.8	1.5	3.5	1.5	3.7	1.2	4.1	SU	20% to 80%

*VIHH = Input logic "1" level shifted positive one volt for common mode rejection tests.

 -55°C and $+125^{\circ}\text{C}$ test values apply to MC105xx devices only.


 $V_{\parallel}LH$ = Input logic "0" level shifted positive one volt for common mode rejection tests. V \parallel LL = Input logic "1" level shifted negative one volt for common mode rejection tests. V \parallel LL = Input logic "0" level shifted negative one volt for common mode rejection tests.

MC10115/MC10515

QUAD LINE RECEIVER

MC10116/MC10516

TRIPLE LINE RECEIVER



These receivers are designed for use in sensing differential signals over long lines. The bias supply (V_{BB}) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.


Active current sources provide these receivers (14) 10-with excellent common mode noise rejection. If (16) 12-any amplifier in a package is not used, one input of that amplifier must be connected to $V_{\mbox{\footnotesize{BB}}}$ to prevent upsetting the current source bias network.

V_{CC1} = Pin 1 (5) V_{CC2} = Pin 16 (4) V_{EE} = Pin 8 (12)



L SUFFIX
CERAMIC PACKAGE
CASE 620

MC10116/MC10516



 $t_{pd} = 2.0 \text{ ns typ}$ PD = 85 mW typ/pkg (No Load)



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10515 and
MC10516 only

Numbers at ends of terminals denote pin numbers for L and P package Numbers in parenthesis denote pin numbers for F package

One input from each gate must be tied to VBB during testing.

P SUFFIX

PLASTIC PACKAGE

CASE 648

MC10115 and


MC10116 only

		- 55	o _C	- 30	°C	+ 25	°C	+85	°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current MC10115/10515 MC10116/10516	İΕ		29 24		29 23	-	26 21	ę	29 23		29 24	mAdc
Input Current	linH		165	-	150	-	95		95		95	μAdc
	ICBO		1.5		1.5	-	1.0		1.0		1.0	μAdc
Reference Voltage	Vвв	-1.440	-1.320	-1.420	-1.280	-1.350	-1.230	-1.295	-1.150	-1.240	-1.120	Vdc
Switching Times Propagation Delay	tpd	1.0	3.5	1.0	3.1	1.0	2.9	1.0	3.3	1,0	4.0	ns
Rise Time, Fall Time (20% to 80%)	t+,t=	1.0	3.9	1.1	3.6	1.1	3.3	1.1	3.7	1.0	4.4	ns

55°C and +125°C test values apply to MC105xx devices only.

MC10117/MC10517

DUAL 2-WIDE 2-3-INPUT OR-AND/OR-AND-INVERT GATE




Numbers at ends of terminals denote pin numbers for L and P package Numbers in parenthesis denote pin numbers for F package

		-5	5°C	-3	o ^o c	+ 2!	5°C	+8!	5°C	+ 12	25°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	29		29		26		29	_	29	mAdc
Input Current Pins 4, 5, 12, 13 Pins 6, 7, 10, 11 Pin 9	linH		415 450 595		390 425 560	-	245 265 350	-	245 265 350	distant STATE	245 265 350	μAdc
Switching Times Propagation Delay Rise Time, Fall Time (20% to 80%)	^t pd t+,t-	1.1	3.5 4.1	1.4 0.9	3.9 4.1	1.4	3.4	1.4	3.8	1.2	3.5 4.1	ns

-55°C and +125°C test values apply to MC105xx devices only.

MC10118/MC10518

DUAL 2-WIDE 3-INPUT OR-AND GATE




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5!	5°C	-30	oc	+2!	5°C	+8!	5°C	+12	5 ⁰ C	
Characteristic	Symbol	Min	Max	Unit								
Power Supply Drain Current	İΕ		29	:	29		26		29		29	mAdc
Input Current	linH											μAdc
Pins 3, 4, 5, 12, 13, 14			415		390		245		245	_	245	
Pins 6, 7, 10, 11			450		425		265		265	-	265	
Pin 9			595	-	560		350		350		350	
Switching Times												ns
Propagation Delay	t _{pd}	1.1	3.5	1.4	3.9	1.4	3.4	1.4	3.8	1.2	3.5	
Rise Time, Fall Time (20% to 80%)	t ⁺ ,t ⁻	1.3	4.1	0.8	4.1	1.5	4.0	1.5	4.6	1.2	4.0	

55°C and +125°C test values apply to MC105xx devices only.

MC10119/MC10519

4-WIDE 4-3-3-3-INPUT OR-AND GATE




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-3	0°C	+2!	5°C	+85	5°C	+12	:5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		29	_	29		26	_	29		29	mAdc
Input Current Pins 3, 4, 5, 6, 7, 9, 11, 12,	l inH											μAdc
13, 14, 15 Pin 10		_	415 525	_	390 495	.000	245 310		245 310		245 310	
Switching Times Propagation Delay	t _{pd}	1.1	3.5	1.4	3.9	1.4	3.4	1.4	3.8	1.2	3.5	ns
Rise Time, Fall Time (20% to 80%)	t+,t-	1.3	4.1	0.8	4.1	1.5	4.0	1.5	4.6	1.2	4.3	ns

^{~55°}C and +125°C test values apply to MC105xx devices only.

MC10121/MC10521

4-WIDE OR-AND/OR-AND-INVERT




Numbers at ends of terminals denote pin number for L and P package Numbers in parenthesis denote pin numbers for F package

		-5!	5°C	-30	o°C	+25	5°C	+8!	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Unit								
Power Supply Drain Current	¹E	_	29	_	29	_	26	_	29	-	29	mAdc
Input Current Pins 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15 Pin 10	linH		415 525	ı	390 495		245 310	_	245 310	_	245 310	μAdc
Switching Times Propagation Delay	t _{pd}	1.2	3.6	1.4	3.9	1.4	3.4	1.4	3.8	1.1	3.5	ns
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	4.5	0.9	4.1	1.1	4.0	1.1	4.6	0.9	4.4	ns

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10123

TRIPLE 4-3-3 INPUT BUS DRIVER



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

P_D = 310 mW typ/pkg (No Load) t_{pd} = 3.0 ns typ t+, t- = 2.5 ns typ (20%

to 80%)

The MC10123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $V_{OL} \leqslant -2.0$ Vdc so that the bus may be terminated to -2.0 Vdc. The gate output, when low, appears as a high impedance to the bus, because the output emitter-followers of the MC10123 are "turned-off". This eliminates discontinuities in the characteristic impedance of the bus.

The V_{OH} level is specified when driving a 25-ohm load terminated to -2.0 Vdc, the equivalent of a 50-ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10123, higher impedance values may be used with this part. A typical 50-ohm bus is shown in Figure 1.




P SUFFIX
PLASTIC PACKAGE
CASE 648



L SUFFIX
CERAMIC PACKAGE
CASE 620

FIGURE 1 - 50-OHM BUS DRIVER




Outputs are terminated through a 25-ohm resistor to -2.1 volts.

		-30	ooc	+25	5°C	+85	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	-	82	_	75	-	82	mAdc
Input Current	linH	_	350	_	220	-	220	μAdc
Logic ''0'' Output Voltage	VOL	-2.100	-2.030	-2.100	-2.030	-2.100	-2.030	Vdc
Logic "0" Threshold Voltage	VOLA	_	-2.010	_	-2.010		-2.010	Vdc
Switching Times								ns
Propagation Delay	tpd	1.2	4.6	1.2	4.4	1.2	4.8	
Rise Time, Fall Time (20% to 80%)	t-, t+	1.0	3.7	1.0	3.5	1.0	3.9	ns


MC10124/MC10524

QUAD TTL-TO-MECL TRANSLATOR



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



NOTE: All power supply and logic levels are shown shifted 2 volts positive.


ELECTRICAL CHARACTERISTICS

Positive Power Posi	יבסיונים בסיונים בסיונים בי		3							TEST	VOLTA	GE/CUF	TEST VOLTAGE/CURRENT VALUES	ALUES			
Symbol Min Max Min Max Min Max Min Min Min Min Min Min Min Min Min Min					©	Test					Volts					Αm	
Symbol Min Max Min Min Max Min M					Tempera	ature	VIHmir	-	nax	VRH	٧ ٦	- -	Н	Н	VEE	11	112
Symbol Mui Max Min M						2	IC10124										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					ĭ	$_{30}^{\circ}$ c	+2.0	+	F.	+4.0	+0.4	_	_	_	-5.2	-10	-20
Symbol Mile Max Mile					+	25°C	+1.8	+	-	+4.0	+0.4	-			-5.2	-10	-20
Name Symbol Mis Max Mis					3+	32°C [+1.8	0+	8.	+4.0	+0.4	-			-5.2	-10	-20
Symbol Min Max Min M						2	IC10524										
Symbol Mill Max Min Max Max Min					۲	22°C	+2.0	+1	-	+4.0	+0.4	<u> </u>	_		-5.2	-10	-20
Symbol Min Max Min M					+	25°C	+1.8	+		+4.0	+0.4	-		ļ	-5.2	-10	-20
Symbol Min Max M					+ 1.	32°c [+ 1.8	0+	80.	+4.0	+0.4	H	H	\vdash	-5.2	- 10	-20
Symbol Min Max Min Ma				رور	300		1256	٢	1981	ر	105	٥					
IE	Characteristic	Symbol	Z.	Max	\vdash	Max	Min	×e⊠	Min	y ×	Min	¥a×	Unit		Con	ditions	
CCH	Negative Power Supply Drain Current	<u>–</u>	ı	72	1	72	1	99	ı	72	1	72	mAdc	All inp	outs and o	utputs op	en.
ICCL - 25 - 25 - 25 - 25 - 25 - 25 - 25 mAdde	Positive Power	Іссн	1	16	1	16	1	16	1	18	1	18	mAdc	V _{in} =	VRH all in	nputs.	
IR	Supply Drain Current	ICCL	aren.	25	1	25	1	25		25	1	25	mAdc	V _{in} (st	trobe) = V	L.	
F	Reverse Current Strobe Input	я.	ı	200	ı	200	ı	200	ı	200	ı	200	μAdc	V _{in} = V	VR (strob	e), s)	
F	Single Inputs		1	20	1	50		90	1	50		50		V _{in} =	VF (strob	e), VR (P	U.T.)
BV _{in} 5.53.23.	Forward Current Strobe Input	브	l	-12.8		-12.8		-12.8	1	-12.8	ı	-12.8	mAdc	V _{in} = '	V _F (strob	e), VR (si	ngle
Note that the transfer of the transfer of the transfer of the transfer of the transfer of the transfer of the transfer of the transfer of the transfer of transfer	Single Inputs		1	-3.2	ı	-3.2		-3.2		-3.2	-	-3.2		V _{in} =	VR (strob	e), V _F (P	U.T.)
V ₁ 1.51.51.51.51.5 Vdc Delay tpd 1.0 8.0 1.0 6.8 1.0 6.0 1.1 6.8 1.0 8.0 1.1 tt, t- 1.0 4.5 1.0 4.2 1.1 3.9 1.1 4.3 1.0 4.5	Input Breakdown Voltage	BVin	5.5	1	5.5	1	5.5	1	5. 5.	ı	5.5	ı	Vdc	At lin Vin (st	= +1.0 m, trobe) = V	Adc. F while t	esting
Delay t _{pd} 1.0 8.0 1.0 6.8 1.0 6.0 1.0 6.8 1.0 8.0 ns t+, t- 1.0 4.5 1.0 4.2 1.1 3.9 1.1 4.3 1.0 4.5	Clamp Input Voltage	>	1	-1.5		-1.5	1	1.5	1	-1.5	1	-1.5	Vdc	Test or	ne input a	t a time. s), l ₁₂ (st	obe).
t+, t- 1.0 4.5 1.0 4.2 1.1 3.9 1.1 4.3 1.0 4.5	Switching Times Propagation Delay	ļ	1.0	8.0	1.0	8.9	0.1	0.9	0.1	8.9	1.0	8.0	SU	+1.5 V	dc in to 5	50% out	
	Rise Time, Fall Time	t+, t-	1.0	4.5	1.0	4.2		3.9	-:	4.3	1.0	4.5		20% to	%08 0		

 $-55^{\rm o}{\rm C}$ and $+125^{\rm o}{\rm C}$ test values apply to MC105XX devices only.


MC10125/MC10525

QUAD MECL-TO-TTL TRANSLATOR



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



ELECTRICAL CHARACTERISTICS

					TES	ST VOLAG	E AND CL	TEST VOLAGE AND CURRENT VALUES	'ALUES				
@ Test						Volts						E	μA
Temperature	VIHmax	VILmin		VIHAmin VILAmax	*HHI^	VILHŤ	VIHL*	VILL*	VBB	ος	VEE	НОІ	lor
	MC10125												
−30°C	068:0-	-1.890	-1.205	-1.500	+0.110	068 0-	-1.890	-2.890	From	+5.0	-5.2	-2.0	+20
+25°C	-0.810	-1.850	-1.105	-1.475	+0.190	-0.850	-1.810	-2.850	P	+5.0	-5.2	-2.0	+20
ე ₀ ≤8+	-0.700	-1.825	-1.035	-1.440	+0.300	-0.825	-1.700	-2.825	1	+5.0	-5.2	-2.0	+20
	MC10525												
−22°C	-0.880	-1.920	-1.255	-1.510	+0.120	-0.920	-1.880	-2.920	From	+5.0	-5.2	-2.0	+12
+25°C	-0.780	-1.850	-1.105	-1.475	+0.220	-0.850	-1.780	-2.850	Pin	+5.0	-5.2	-2.0	+12
+125°C	-0.630	-1.820	-1.000	-1.400	+0.370	-0.820	-1.630	-2.820	-	+5.0	-5.2	-2.0	+12
	The state of the s							-	_	-			

		- 55	-55°C	-30 ₀ C	ပွ	+25°C	ပ	ე ₀ 58+	ည	+125°C	၁၀		
Characteristic	Symbol	Δi	Max	Ξ	Max	Ā	Max	Μi	Max	Zi	Max	Unit	Conditions
Negative Power Supply Drain Current	-le	1	44	1	44	1	40	1	44	1	44	mAdc	V _{in} = V _{BB} (Pins 3, 7, 11, 15), V _{EE} (Pins 2, 6, 10, 14)
Positive Power Supply Drain Current	ноо	ı	52	ı	52	ı	5.5	ı	52	ı	52	mAdc	Vin = VBB (Pins 3, 7, 11, 15), VIH max (Pins 2, 6, 10, 14)
	ICCL	1	39	ı	39	ı	33	i me	39	1	39	mAdc	V _{in} = V _{BB} (Pins 3, 7, 11, 15), V _{EE} (Pins 2, 6, 10, 14)
Input Current	ГілН	1	195	1	180	ı	115		115	1	115	μAdc	One input from each gate tied to VBB while the other inputs are tested one at a time, $V_{in} = V_{iH}$ max.
Input Leakage Current	ГСВО	1	1.5	-	د ت	1	1.0	ı	1.0	ı	1.0	μΑdc	One input from each gate tied to VBB while the other inputs are tested one at a time, $V_{in} = V_E E$.
Short-Circuit Current	108	40	100	40	100	40	100	40	100	40	100	υA	Vin = VBB (Pins 3, 7, 11, 15), VIL min (Pins 2, 6, 10, 14). Connect outputs to ground, one at a time.

 $-55^{\rm o}\text{C}$ and $+125^{\rm o}\text{C}$ test values apply to MC105XX devices only.

(continued on next page)

ELECTRICAL CHARACTERISTICS (continued)

2	- i	-55°C	-30°C	ر ا ₀ د	+25°C	o _C	+85°C	၁	+125°C	3°C		
Min Max	+	ء آ	+	Max	Σ	Max	M E	Max	Z.	Max	Unit	Conditions
V _{OH} 2.5 – 2.5		2.5		-	2.5	-	2.5	-	2.5	1	Vdc	Vin = V _{IL} min (Pins 2, 6, 10, 14), V _{IH} max (Pins 3, 7, 11, 15).
V _{OL} - 0.5 -		ı		0.5	1	0.5	ı	0.5	ı	0.5	Vdc	Vin = V _{IL} min (Pins 3, 7, 11, 15), V _{IH} max (Pins 2, 6, 10, 14).
VOHA 2.5 - 2.5	- 2.5	2.5		1	2.5		2.5	i	2.5	1	Vdc	V _{in} = V _{BB} (Pins 3, 7, 11, 15), V _{LLA} max (Pins 2, 6, 10, 14, one at a time).
V _{OLA} - 0.5 -		-		0.5	ı	0.5	1	0.5		0.5	Vdc	V _{in} = VBB (Pins 3, 7, 11, 15), VIHA max (Pins 2, 6, 10, 14, one at a time).
VOLS1 - 0.5 -	ı			0.5	1	0.5	1	0.5	ı	0.5	Vdc	$V_{in} = V_{EE}$ to both inputs of each gate, one gate at a time.
VOLS2 - 0.5 - (ı		_	0.5	ı	0.5	:	0.5	1	0.5	Vdc	All inputs open.
V _{BB} -1.440 -1.320 -1.420 -1.280	-1.320 -1.420 -1	-1.420 -1	-		-1.350 -1.230	-1.230	-1.295 -1.150 -1.240 -1.120	-1.150	-1.240	-1.120	Vdc	One input from each gate tied to VBB (Pin 1).
V _{OH} 2.5 – 2.5		2.5		_	2.5	-	2.5	1	2.5	ı	Vdc	Vin = VIHH or VIHL to one input
VOL - 0.5 - (l			0.5	1	0.5	ı	0.5	1	0.5	Vdc	of each gate under test and V _{ILH} or V _{ILL} , respectively, to the other input of each gate.
tpd 1.0 6.5 1.0		1.0		6.0	0.1	6.0	0.1	0.9	0.1	7.0	SU	50% in to +1.5 Vdc out. For single-ended input testing, one input from each gate must be tied to VBB (Pin 1).
t+, t 4.5 -	1			3.3	ı	3.3	1	3.3	1	5.3	SU	+1.0 Vdc to +2.0 Vdc

VIHH = Input logic "1" level shifted positive one volt for common mode rejection tests.

 $-55^{\rm o}{\rm C}$ and $+125^{\rm o}{\rm C}$ test values apply to MC105XX devices only.

VILH = Input logic "0" level shifted positive one volt for common mode rejection tests.

VIHL = Input logic "1" level shifted negative one volt for common mode rejection tests.

VILL = Input logic "0" level shifted negative one volt for common mode rejection tests.

MC10128

DUAL BUS DRIVER (MECL 10,000 TO TTL/IBM)

The MC10128 is designed to provide outputs which are compatible with IBM-type bus levels; or, if desired, it will drive TTL type loads and/or provide TTL three-state outputs. The inputs accept MECL 10,000 levels. The MC10128 output levels can be accepted by the MC10129 Bus Receiver.

The operating mode (IBM or TTL) is selected by tying the external control pins to ground or leaving them open. Leaving a control pin open selects the TTL mode, and tying a control pin to ground selects the IBM mode.

The TTL mode will drive a 25-ohm load, terminated to +1.5 Vdc or a 50-ohm load, terminated to ground. The device has totempole type outputs, but it also has a disable input for three-state logic operation when the

circuit is used in the TTL mode. When in the high state the disable input causes the output to exhibit a high impedance state when it would normally be a positive logic "1" state. When the strobe is in the high state it inhibits the output data to the low state.

Latches are provided on each data input for temporary storage. When the clock input is in the low logic state, information present at the data inputs D1 and D2 will be fed directly to the latch output. When the clock goes high, the input data is latched. The outputs are gated to allow full bus driving and strobing capability.

The MC10128 is useful in interfacing and bus applications in central processors, minicomputers, and peripheral equipment.



L SUFFIX
CERAMIC PACKAGE
CASE 620


V_{CC} = Pin 14 Gnd 1 = Pin 16 Gnd 2 = Pin 1 Gnd 3 = Pin 9

VEE = Pin 8

 $P_D = 700 \text{ mW pkg/typ (No Load)}$

t_{pd} - 12 ns typ

 V_{CC} Max = +7.0 Vdc



TTL MODE							TEST V	OLTAGE	TEST VOLTAGE/CURRENT VALUES	VALUES		
					F	ST V	CTAGE	TEST VOLTAGE VALUES		mAdc	μAdc	mAdc
		@ Test	L_				Volts					
	Tem	Temperature	L	VIHmax	VILmin	1	HAmin	VIHAmin VILAmax VEE	VEE VCC	10H1	ЮН2	lor
		-30 _o C	0	-0.890	-1.890		-1.205	-1.500	-5.2 +5.00	0 -50	-100	+56
		+25°C	LJ	-0.810	-1.850		-1.105	-1.475	-5.2 +5.00	0 -50	.100	+56
		ე ₀ 98+	L O	-0.700	-1.825		-1.035	-1.440	-5.2 +5.00	0 -50	-100	+56
ELECTRICAL CHARACTERISTICS	STICS											
		-30	-30 ₀ C	+25°C	ပ္ပ	+85°C	ပွ					
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit		Conditions	sus	
Negative Power Supply Drain Current	п_	1	1	1	91	ı	1	mAdc	VIHmax to	VIHmax to Data Inputs (Pins 6 and 11)	. (Pins 6 and	111)
Positive Power Supply Drain Current	၁၁၊	_	I	ı	50	-	1	mAdc				
Input Leakage Current	l _{io} H							μAdc	Test one input at a time. VIHmax to P.U.T.	out at a time	. VIHmax 1	o P.U.T.
Pin 3		ı	-	١	620	1	1					
Pin 7		ı	ı	1	320	ı	1					
Pins 6, 10, 11		ı	1	ı	265	1	ı					
Fins 5, 12			1	, ;	460		1				-	
Logic "1" Output Voltage	HO ₂	1 1	1 1	2.5		1 (op A	VIHmax to	V Hmax to Data Inputs, lout = lOH1 V Hmax to Data Inputs, l _{out} = l _{OH2}	s, lout = 10 s, lout = 10	12 1
Logic "0" Output Voltage	VOL		1		0.5		1	Vdc	VIHmax to	VIHmax to Strobe Input, lout = IOL	it, lout = IC),
Logic "1" Threshold Voltage	VOHA		1	2.5	ı	1	1	\dc	VIHMax to or VIHAmi	VIHmax to Data Inputs, apply pulse ①, or VIHAmin to Data Inputs (one at a time.)	s, apply pul puts (one a	se (Î), t a time.)
Logic "0" Threshold Voltage	VOLA	Ŀ	1	1	0.5	-	1	Vdc	VILAmax t	VILAmax to Data Inputs (one at a time), or	its (one at a	time), or
	i								VIHmax to Strobe.	VIHmax to Data Inputs and VIHAmin to Strobe.	s and VIHA	min to
Output Short Circuit Current	SC	1	ı	1	260	1	ı	mAdc	VIHmax to to ground (VIHmax to Data Inputs, connect outputs to ground (one at a time).	s, connect c ie).	utputs
Switching Times	ţ							SU	50% in to 4	50% in to +1.5 V out. See switching circuit and waveforms.	See switchir	. g
Data Strobe	3	1	l	1.0	18	1	1					
Clock, Reset	. 40 40	ı	1	1.0	20	1	1					
Setup Time	tset	'	ı	ı	-	1	1	SU				
Hold Time	thold	1	1	-	_	-	-	ns				
Rise Time, Fall Time	-t,+t	1	_		8.0	-	1	ns	+1.0 Vdc to +2.0 Vdc.	+2.0 Vdc.		
(1) A pulse is applied to pin 10.	± >	L	> ī									
	VILA -	لـ ٦	9									
		L	100 nsec min	Ē								

ш	
٥	
Ş	
5	
8	
-	

		TEST V	TEST VOLTAGE/CURRENT VALUES	CURR	ENT V	ALUES		
	TEST	TEST VOLTAGE VALUES	VALUES			mAdc	ΦĦ	μAdc
		Volts						
VıHmax	VILmin	VILmin VIHAmin VILAmax VEE	VILAmax	VEE	Vcc	10H1	10H2	loL
-0.890	-1.890	-1.205	-1.500	-5.2	-5.2 +6.00	-59.3	-30	-240
-0.810	-1.850	-1.105 -1.475 -5.2 +6.00	-1.475	-5.2	+6.00	-59.3	-30	-240
-0.700	-0.700 -1.825	-1.035 -1.440 -5.2 +6.00	-1.440	-5.2	+6.00	-59.3	-30	-240


© Test Temperature -30°C

+25°C +85°C


ELECTRICAL CHARACTERISTIC

		-30	-30℃	+25°C	၁၀	+85°C	ပွ		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Negative Power Supply Drain Current	31		-	1	97	1	1	mAdc	VIHmax to Data Inputs (Pins 6 and 11).
Positive Power Supply Drain Current	၁၁၊	area.	ı	-	73	1	1	mAdc	ViHmax to Strobe Input (Pin 3).
Input Leakage Current	Huil							μAdc	Test one input at a time. VIHmax to P.U.T.
e id		ı	1	1	620	ı	1		
Pin 7		1	1	1	350	ı	1		
Pins 6, 10, 11		1	ı	and the same	265	1	1		
Pins 5, 12		1	ı	1	485	ı	1		
Logic "1" Output Voltage	нол	ı	1	3.11	1		ı	Vdc	VIHmax to Data Inputs, Iout = IOH1
				-	5.85	1	1		VIHmax to Data Inputs, lout = 10H2
Logic "0" Output Voltage	VOL		1	-0.5	0.15	1	-	Vdc	VIHmax to Strobe Input, Iout = IOL
Logic "1" Threshold Voltage	V ОНА	-	1	1	2.9	1	1	Vdc	VIHmax to Data Inputs, apply pulse (1),
									or VIHAmin to Data Inputs (one at a time).
Logic "0" Threshold Voltage	VOLA	ı	ı	-0.5	0.15	ı	1	Vdc	VILAmax to Data Inputs (one at a time), or
									VIHmax to Data Inputs and VIHAmin to Strobe.
Output Short Circuit Current	lsc	1	ŀ	1	320	-	1	mAdc	VIHmax to Data Inputs, connect outputs to ground (one at a time).
Switching Times					Ī			Su	50% in to +1.5 V out. See switching
Propagation Delay	tpd				-				circuit and waveforms.
Data, Strobe		I	ı	0. 6	23	ı	1		
			,	2.	۲3	,	_		
Setup Time	tset	-	1	-	1	ı	1	su	
Hold Time	thold	-	1	1	1	1	ı	Su	
Rise Time, Fall Time	t+,t-	_	1	-	8.0	1	,	Su	+1.0 Vdc to +2.0 Vdc
(1) A pulse is applied to pin 10.	Ĭ.	_	ĺ	> 					

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C - TTL MODE




Control pins open for TTL Mode




50 ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C - IBM MODE



Control pins grounded for IBM Mode




50-ohm termination to ground located in each scope channel input.


All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be <1/4 inch from TP_{in} to input pin and TP_{out} to output pin.

SWITCHING WAVEFORMS


DATA INPUT




STROBE INPUT



CLOCK INPUT



RESET INPUT



TTL - MODE $V_{OL} = 0.5 \text{ Volts Max}$ $V_{OH} = 2.5 \text{ Volts Min}$
$$\begin{split} & \mathsf{IBM} - \mathsf{MODE} \\ & \mathsf{V_{OL}} = \mathsf{0.15} \; \mathsf{Volts} \; \mathsf{Max} \\ & \mathsf{V_{OH}} = \mathsf{3.11} \; \mathsf{Volts} \; \mathsf{Min} \end{split}$$

MC10129

QUAD BUS RECEIVER (TTL/IBM TO MECL 10,000)

The MC10129 bus receiver works in conjunction with the MC10128 to allow interfacing of MECL 10,000 to other forms of logic and logic buses. The data inputs are compatible with, and accept TTL logic levels as well as levels compatible with IBM-type buses. The clock, strobe, and reset inputs accept MECL 10,000 logic levels.


The data inputs include internal latches to provide temporary storage of the information after receiving it from the bus. The outputs can be strobed to allow accurate synchronization of signals and/or connection to MECL 10,000 level buses. When the clock is low, the outputs will follow the D inputs, and the reset input is disabled. The latches will store the data on the rising edge of the clock. The outputs are enabled when the strobe input is high. Unused D inputs must be tied to V_{CC} or Gnd. The clock, strobe, and reset inputs each have 50k ohm

pulldown resistors to V_{EE} . Clock and reset may be left floating, if not used. Strobe should be tied to V_{OH} if unused.

The MC10129 will operate in either of two modes. The first mode is obtained by tying the hysteresis control input to V_{EE} . In this mode, the input threshold points of the D inputs are fixed. The second mode is obtained by tying the hysteresis control input to ground. In this mode, input hysteresis is achieved as shown in the test table. This hysteresis is desirable where extra noise margin is required on the D inputs. The other input pins are unaffected by the mode of operation used.

The outputs are standard MECL 10,000 logic levels regardless of input levels or mode of operation used.

The MC10129 is especially useful in interface applications for central processors, minicomputers, and peripheral equipment.



TRUTH TABLE

	D	С	STROBE	RESET	Q _{n+1}
	φ	φ	L	φ	L
	φ	н	φ	н	L
	L	L	н	φ	L
ı	φ	н	н	L	a _n
	н	L	н	φ	H

φ = Don't Care

 $P_D = 750 \text{ mW typ/pkg}$ (No Load)

 $t_{pd} = 10 \text{ ns typ}$

 V_{CC} Max = +7.0 Vdc

V_{CC} = Pin 9

Gnd = Pins 1 and 16

VEE = Pin 8




L SUFFIX
CERAMIC PACKAGE
CASE 620

							TE	ST VO	LTAC	E VAL	.UES							
									(Vol	ts)								
						*MTTL	INPU	r		*IB	INPU	T	н	YSTERE	SIS MO	DE		
	MECL	10,000	NPUT LE	VELS		LEVE	LS (1)		LEV	ELS (1)	11	NPUT LI	EVELS (2		
@ Test Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VIH	VIL	VIHA'	VILA'	VIH	VIL	VIHA'	VILA.	VIHA"	VILA"	V _{IHA'''}	VILA'''	v _{cc} ③	VEE
~30°C	-0.890	-1.890	-1.205	-1.500	3.000	0.400	2.000	0.800	3.11	0.150	-		2.900	2.000	2.200	1.300	+5.0	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	3.000	0.400	2.000	0.800	3.11	0.150	1.700	1.10	2.600	1.700	1.900	1.000	+5.0	-5.2
+85°C	-0.700	~1.825	-1.035	-1 440	3.000	0.400	2 000	0.800	3 11	0.150			2.300	1.400	1.600	0.700	+5.0	-5.2


ELECTRICAL CHARACTERISTICS

		-30	oC .	+25	oC	+85	oC.		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Negative Power Supply Drain Current	ΙE	hedd	167		152		167	mAdc	Pin 5 grounded, V _{IH} to Clock, Reset open, V _{IL} to all other inputs.
		-	189	-	172		189	mAdc	Pin 5 to VEE, V _{IH} to Clock, Reset open, V _{IL} to all other inputs.
Positive Power Supply Drain Current	¹ cc	-	8.0		8.0	-	8.0	mAdc	Pin 5 to VEE, VIL to Data inputs.
Input Current	linH							μAdc	Pin 5 to VEE, VIH to P.U.T.,
Data			150		95	-	95		one input at a time.
Reset			720		450	100	450		
Clock, Strobe			390		245		245		
Data	СВО	-	1.5	-	1.0	-	1.0	μAdc	Pin 5 to VEE, VIL to Data inputs, one at a time.
Reset, Clock, Strobe	linL	0.5		0.5	-	0.3	-	μAdc	Pin 5 to VEE, VIL to P.U.T., VIH to all other inputs.
Switching Times (See Figures 1 thru 5) Propagation Delay	t _{pd}							ns	
Data t++		6.0	20	6.6	20	6.6	30		1.5 Vdc in to 50% out.
t		3.7	15	3.7	15	3.7	40	1	
Clock		2.7	11	2.7	9.0	2.7	11		
Strobe		1.6	8.0	1.6	7.0	1.6	8.0		50% to 50%
Reset		2.0	8.0	2.0	6.5	2.0	8.0		
Rise Time, Fall Time	t+,t-	1.5	5.0	1.5	4.3	1.5	5.0	ns	20% to 80%
Setup Time	tset	27		20		27		ns	50% to 50%
Hold Time	thold	0		-2.0		-2.0		ns	
Hysteresis Mode									
Propagation Delay	t _{pd}							ns	
Data t++		6.6	30	6.7	25	6.6	30		1.5 Vdc in to 50% out.
t~-		3.7	17	3.7	15	3.7	40		
Setup Time	t _{set}	30		25		30	-	ns	50% to 50%
Hold Time	thold	0		- 2.0		-2.0		ns	


- 1) When testing choose either MTTL or IBM Input Levels.
- (2) VIHA", VILA", VIHA", and VILA", are logic "1" and logic "0" threshold voltages in the hysteresis mode as shown in diagram
- \bigcirc Operation and limits shown also apply for V_{CC} = +6.0 V.



SWITCHING TIME TEST CIRCUIT




SWITCHING WAVEFORMS @ 25°C



MC10130/MC10530

DUAL LATCH



 $P_D = 155 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.5 \text{ ns typ}$ $t_{pd} = 2.7 \text{ ns typ } (20\% - 80\%)$



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10130 only



L SUFFIX
CERAMIC PACKAGE
CASE 620

The MC10130/MC10530 is a clocked dual D type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable $(\overline{\text{CE}})$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock $(\overline{\text{C}})$.

Any change at the D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

The set and reset inputs do not override the clock and D inputs. They are effective only when either \overline{C} or \overline{CE} or both are high.




F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10530 only

		-5	5°C	-3	0°C	+2	5°C	+8	5°C	+1:	25°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		39	_	38	_	35	_	38	-	39	mAdc
Input Current	linH											μAdc
Pins 6,11			375		350		220		220		220	, . ,
Pin 9			450		425		265	-	265	_	265	
Pins 4,5,7,10,12,13			485	_	455		285		285	_	285	
Switching Times												ns
Propagation Delay	bq [†]			'								
Data		1.0	3.9	1.0	3.6	1.0	3.5	1.0	3.8	1.0	4.1	
Set, Reset		1.0	3.9	1.0	3.6	1.0	3.5	1.0	3.9	1.0	4.1	
Clock		1.0	4.3	1.0	4.3	1.0	4.0	1.0	4.1	1.0	4.7	
Rise Time, Fall Time	t+,t-	1.0	3.9	1.0	3.6	1.1	3.5	1.1	3.8	1.0	4.1	ns
(20% to 80%)												
Setup Time	t _{set}	2.5	_	2.5	_	2.5	_	2.5	_	2.5	_	ns
Hold Time	^t hold	1.5	_	1.5	-	1.5	-	1.5	_	1.5		ns

^{~55°}C and +125°C test values apply to MC105xx devices only.

MC10131/MC10531

DUAL TYPE D MASTER-SLAVE FLIP-FLOP



The MC10131/MC10531 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable (CE) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.

RS TRUTH TABLE

R	S	Q _{n+1}
L	L	Ωn
L	Н	Н
Н	L	L
Н	Н	N.D.

N.D. = Not Defined

CLOCKED TRUTH TABLE

С	D	Q _{n+1}
L	φ	Q _n
Н	L	L
Н	Н	н

 ϕ = Don't Care

 $C = \bar{C}_E + C_C$

A clock H is a clock transition from a low to a high state.



 $f_{Tog} = 160 \text{ MHz typ}$

 $t_{pd} = 3.0 \text{ ns typ}$

t+, t-= 2.5 ns typ (20% -80%)

V_{CC1} = Pin 1 (5)

V_{CC2} = Pin 16 (4)

V_{EE} = Pin 8 (12)



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10131 only



L SUFFIX
CERAMIC PACKAGE
CASE 620



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10531 only

MC10131/MC10531


ELECTRICAL CHARACTERISTICS

		-5	5°C	-3	o°C	+2!	5°C	+8!	5°C	+1:	25°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	-	62	_	62	-	56	_	62	_	62	mAdc
Input Current	linH										<u> </u>	μAdc
Pins 4, 5, 12, 13		-	565	_	525	-	330	_	330	_	330	
Pins 6, 11		-	375	-	350	l –	220	_	220	_	220	
Pins 7, 10		-	415	_	390		245	_	245		245	
Pin 9		-	450	-	425	-	265	-	265	_	265	
Switching Times												ns
Propagation Delay	t _{pd}											
Clock	,	1.7	4.6	1.7	4.6	1.8	4.5	1.8	5.0	1.8	5.0	
Set, Reset		1.7	4.5	1.7	4.4	1.8	4.3	1.8	4.8	1.8	4.9	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	4.6	1.0	4.6	1.1	4.5	1.1	4.9	1.1	4.9	
Setup Time	t _{set}	2.5	-	2.5	_	2.5	_	2.5	_	2.5	_	ns
Hold Time	^t hold	1.5	_	1.5	_	1.5	_	1.5	-	1.5	_	ns
Toggle Frequency	^f Tog	115	_	125	_	125	-	125	_	125	-	MHz

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10132/MC10532

DUAL MULTIPLEXER WITH LATCH AND COMMON RESET



TRUTH TABLE

	R	D	c_{C}	ČΕ	Q _{n+1}
1	φ	L	L	L	L
ļ	L	L	L	н	Q _n
	L	L	н	L	Q _n Q _n Q _n
	L	L	н	н	Q _n
ĺ	φ	н	L	L	Ħ
	L	н	L	н	an
	L	н	н	L	a _n a _n a _n
	L	н	н	н	an
	н	Φ	φ	н	L

φ = Don't Care

The MC10132/MC10532 is a dual multiplexer with clocked D type latches. It incorporates common data select and reset inputs. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for a clocking function. If the common clock is to be used to clock the latch, the clock enable $(\overline{\text{CE}})$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (CC).

The data select (A) input determines which data input is enabled. A high (H) level enables data inputs D12 and D22 and a low (L) level enables data inputs D11 and D21. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled when the clock is in the high state, and disabled when the clock is low.

 $P_D = 225 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 3.0 \text{ ns typ}$

> V_{CC1} = Pin 1 (5) V_{CC2} = Pin 16 (4) V_{EE} = Pin 8 (12)



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10132 only



L SUFFIX
CERAMIC PACKAGE
CASE 620



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10532 only

MC10132/MC10532

		-55°C		- 30	0°C	+2	5°C	+85°C		+125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	61	-	60	-	55	_	60	_	61	mAdc
Input Current	linH											μAdc
Pins 4, 5, 7, 12, 13		-	495		460		290	-	290		290	
Pin 6		-	660	-	620	-	390	-	390	-	390	
Pins 9, 10, 11			450	_	425	-	265	_	265	_	265	
Switching Times												ns
Propagation Delay	tpd											
Data		1.0	3.7	1.0	3.6	1.0	3.3	1.0	3.7	1.0	3.9	
Reset		1.0	4.1	1.0	4.0	1.0	3.8	1.0	4.2	1.0	4.8	
Clock		1.0	6.2	1.0	6.0	1.0	5.7	1.0	6.3	1.0	6.7	
Select		1.0	5.0	1.0	4.8	1.0	4.6	1.0	5.0	1.0	5.8	
Rise Time, Fall Time	t+,t-	1.5	3.8	1.5	3.7	1.5	3.5	1.5	3.8	1.5	4.1	ns
(20% to 80%)												
Setup Time	t _{set}											ns
Data		2.5	-	2.5	_	2.5		2.5	_	2.5	_	
Select		3.5	-	3.5	-	3.5	-	3.5	-	3.5		
Hold Time	^t hold											ns
Data		1.5		1.5	-	1.5	_	1.5	-	1.5	-	
Select		1.0	-	1.0	-	1.0	-	1.0	-	1.0		


 $^{-55^{}O}C$ and $+125^{O}C$ test values apply to MC105xx devices only.

MC10133/MC10533

QUAD LATCH

CASE 650

MC10533 only



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

CASE 648

MC10133 only

			-5	5°C	-30°C		+25°C		+85°C		+125°C		
Characteristic	Characteristic		Miin	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Curre	ent	ΙE	_	83	-	82	_	75	_	82	-	83	mAdc
Input Current		linH											μAdc
Pins 3,7,9,14				415		390	_	245		245		245	
Pins 4,12				450		425	-	265		265		265	
Pins 5,10,13				595		560	-	350		350		350	
Switching Times													ns
Propagation Delay	Data	t _{pd}	1.0	5.8	1.0	5.6	1.0	5.4	1.1	5.9	1.0	6.3	
	Clock	·	1.0	5.8	1.0	5.4	1.0	5.4	1.2	6.0	1.0	6.3	
	Gate		1.0	3.3	1.0	3.2	1.0	3.1	1.0	3.4	1.0	3.6	
Rise Time, Fall Time		t+,t	1.0	3.9	1.0	3.6	1.1	3.5	1.1	3.8	1.0	4.1	ns
(20% to 80%)									ļ		ļ		
Setup Time		t _{set}	2.5	-	2.5	_	2.5		2.5	-	2.5	_	ns
Hold Time		^t hold	1.5		1.5	-	1.5	-	1.5	~-	1.5	-	ns

L SUFFIX


CERAMIC PACKAGE

CASE 620

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10134/MC10534

DUAL MULTIPLEXER WITH LATCH




		-5!	5°C	-30	oc	+ 2!	5°C	+85	5°C	+12	25°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		61		60	-	55	-	60	-	61	mAdc
Input Current	linH											μAdc
Pins 4,5,7,12,13		_	495	-	460		290		290		290	
Pins 6,9,10,11		-	450	_	425	-	265	-	265	-	265	
Switching Times												ns
Propagation Delay	tpd								l	•		
Data	'	1.0	3.6	1.0	3.5	1.0	3.3	1.0	3.6	1.0	3.9	
Clock		1.0	6.2	1.0	6.0	1.0	5.7	1.0	6.3	1.0	6.7	
Select		1.0	5.0	1.0	4.8	1.0	4.6	1.0	5.0	1.0	5.6	1
Rise Time, Fall Time	t+,t-	1.5	3.8	1.5	3.7	1.5	3.5	1.5	3.8	1.5	4.1	ns
(20% to 80%)								ļ				
Setup Time	t _{set}											ns
Data		2.5	-	2.5	-	2.5	_	2.5	-	2.5	-	İ
Select		3.5		3.5	_	3.5		3.5	-	3.5		
Hold Time	thold											ns
Data		1.5		1.5		1.5		1.5	-	1.5	-	
Select		1.0	-	1.0	-	1.0	-	1.0		1.0	_	

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10135/MC10535

DUAL J-K MASTER-SLAVE FLIP-FLOP



		-59	5°C	-30	oc	+ 25	25°C +85°C		+85°C +125°C			
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	¹Ε	_	75		75		68		75	-	75	mAdc
Input Current Pins 6,7,9,10,11 Pins 4,5,12,13	linH	-	450 660		425 620	_	265 390	-	2 6 5 390	l	265 390	μAdc
Switching Times Propagation Delay Clock Set, Reset	^t pd	1.7	4.8 5.4	1.8 1.8	5.0 5.6	1.8 1.8	4.5 5.0	1.8 1.8	4.6 5.2	1.8 1.8	5.3 5.9	ns
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	4.8	1.1	4.8	1.1	4.5	1.1	4.7	1.0	5.3	ns
Setup Time	t _{set}	2.5		2.5	_	2.5	-	2.5		2.5		ns
Hold Time	thold	1.5	-	1.5	-	1.5	_	1.5	-	1.5		ns
Toggle Frequency	fTog	125	_	125	_	125	_	125	_	115		MHz

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10136/MC10536

UNIVERSAL HEXADECIMAL COUNTER

SEQUENTIAL TRUTH TABLE* INPUTS OUTPUTS Clock Carry Carry S1 S2 DO D1 D2 D3 In Q0 Q1 Out Q2 Q3 φ L L н н Н L Φ φ н н н L н d đ Ø Н н н L н Φ φ φ н н н Н Φ Φ φ н н L н L L н L L Н L н Φ φ

- o ≈ Don't care.
- Truth table shows logic states assuming inputs vary in sequence shown from top to bottom
- A clock H is defined as a clock input transition from a low to a high logic level.

 V_{CC1} = Pin 1 (5) P_D = 625 mW typ/pkg (No Load) V_{CC2} = Pin 16 (4) f_{count} = 150 MHz typ $V_{CC1} = Pin 1 (5)$

 $V_{EE} = Pin 8 (12)$

 $t_{pd} = 3.3 \text{ ns typ } (C \cdot Q)$ = 7.0 ns typ $(C \cdot \overline{C}_{out})$ = 5.0 ns typ $(\overline{C}_{in} - \overline{C}_{out})$


The MC10136/MC10536 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications, and the synchronous count feature makes the MC10136/MC10536 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count, or when the counter is being preset.

This device is not designed for use with gated clocks. Control is via \$1 and \$2.

FUNCTION SELECT TABLE

S1	S2	Operating Mode
L	L	Preset (Program)
L	н	Increment (Count Up)
н	L	Decrement (Count Down)
н	н	Hold (Stop Count)



Numbers at ends of terminals denote pin numbers for L and P packages.

Numbers in parenthesis denote pin numbers for F package.

MC10136/MC10536



P SUFFIX
PLASTIC PACK AGE
CASE 648
MC10136 Only



L SUFFIX CERAMIC PACKAGE CASE 620




F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10536 Only

ELECTRICAL CHARACTERISTICS

		-55°C		-30	оС	+25	oC	+85°C		+125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		165	-	165		150	_	165		165	mAdc
Input Current	l _{in} H											μAdc
Pins 5, 6, 11, 12		-	375		350		220		220		220	
Pins 9, 10		-	415	-	390	-	245	-	245		245	
Pin 7		-	450		425		265	-	265	-	265	
Pin 13			495		46 0	_	290		290		290	
Switching Times						'						ns
Propagation Delay	t _{pd}											ł
Clock to Q		8.0	4.6		1	1		1.4	ı	i .	5.2	1
Clock to Carry Out		ı	11.0	1	1		10.5				1	1
Carry In to Carry Out		1.6	7.1	1.6	7.4	1.6	6.9	1.9	7.5	1.9	7.6	
Rise Time, Fall Time (20% to 80%)	t+, t-	0.9	3.3	0.9	3.3	1.1	3.3	1.1	3.5	1.2	3.7	ns
Setup Time	t _{set}											ns
Data (D0 to C)	ļ	3.5		3.5	-	3.5	-	3.5		3.5	-	Ì
Select (S to C)		7.5	-	7.5	l .	7.5		7.5	-	7.5		
Carry In (Cin to C)		4.5		4.5	ł	3.7	l	4.5		4.5		1
(C to $\overline{C_{in}}$)		-1.0		-1.0		-1.0		-1.0		-1.0	<u> </u>	
Hold Time	^t hold				١.			į			1	ns
Data (C to D0)		0		0		0		0	-	0		
Select (C to S)		-2.5	-	-2.5	-	-2.5	-	-2.5	i	-2.5	1	
Carry In (C to Cin)		-1.6		-1.6		-1.6		-1.6	1	-1.6	1	
(Cin to C)		4.0		4.0	_	3.1		4.0	<u> </u>	4.0		
Counting Frequency	fcountup	115		125	-	125	_	125	-	115	-	MHz
	fcountdown	115		125		125	_	125	<u> </u>	115		


^{-55°}C and +125°C test values apply to MC105xx devices only.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



NOTE: All power supply and logic levels are shown shifted 2 volts positive.

SET UP AND HOLD TIMES



APPLICATIONS INFORMATION

To provide more than four bits of counting capability several MC10136/MC10536 counters may be cascaded. The Carry In input overrides the clock when the counter is either in the increment mode or the decrement mode of operation. This input allows several devices to be cascaded in a fully synchronous multistage counter as illustrated in Figure 1. The carry is advanced between stages as shown with no external gating. The Carry In of the first device may be left open. The system clock is common to all devices.

The various operational modes of the counter make it useful for a wide variety of applications. If used with MECL III devices, prescalers with input toggle frequencies in excess of 300 MHz are possible. Figure 2 shows such a prescaler using the MC10136 and MC1670. Use of the MC10231 in place of the MC1670 permits 200 MHz operation

The MC10136 may also be used as a programmable counter. The configuration of Figure 3 requires no additional gates, although maximum frequency is limited to about 50 MHz. The divider modulus is equal to the program input plus one (M=N+1), therefore, the counter will divide by a modulus varying from 1 to 16.

A second programmable configuration is also illustrated in Figure 4. A pulse swallowing technique is used to speed the counter operation up to 110 MHz typically. The divider modulus for this figure is equal to the program input (M = N). The minimum modulus is 2 because of the pulse swallowing technique, and the modulus may vary from 2 to 15. This programmable configuration requires an additional gate, such as ½MC10109 and a flip flop such as ½MC10131.

FIGURE 1 - 12 BIT SYNCHRONOUS COUNTER





FIGURE 2 - 300 MHz PRESCALER



Program Input

C DO D1 D2 D3

Cin Cout

S2


S1

1 fout = $\frac{f_{in}}{Program Input + 1}$

FIGURE 3 - 50 MHz PROGRAMMABLE COUNTER

FIGURE 4 - 100 MHz PROGRAMMABLE COUNTER

2 f_{max} ≅ 50 MHz Typ.
3 Divide Ratio is from 1 to 16.



MC10137/MC10537

UNIVERSAL DECADE COUNTER

SEQUENTIAL TRUTH TABLE*

	INPUTS									OUTPUTS						
S1	S2	D0	D1	D2	D3	Carry In	Clock	Q0	Q1	Q2	Q3	Carry Out				
L L L	LHHH	Н≎≎ф	Норр	Нове	L O O O	ن د د	H H H H	HLHL	H L L	HLLL	LHHL	ILII				
LLHL	H H H L	ФФФН	9000I	00001	φφφ ₀ L	L Н Н Ф Ф	1111	1111	LLLH			1111				
ппп	L L	ф Ф Ф	ф ф ф	0 0 0	9 9 9	L L	III	L H L	HLL	L L	L L	II				

- φ Don't care
- Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
- ** A clock H is defined as a clock input transition from a low to a high logic level.

FUNCTION SELECT TABLE

S1	S2	Operating Mode
L	L	Preset (Program)
L	Н	Increment (Count Up)
Н	L	Decrement (Count Down)
н	H	Hold (Stop Count)

 $P_D = 625 \text{ mW typ/pkg (No Load)}$

f_{count} = 150 MHz typ

 $t_{pd} = 3.3 \text{ ns typ } (C - Q)$

= 7.0 ns typ $(C - \overline{C}_{out})$

= 5.0 ns typ $(\overline{C}_{in} - \overline{C}_{out})$

The MC10137/MC10537 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The snychronous count feature makes the MC10137 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count. The Carry Out on the MC10137 is partially decoded from Q1 and Q2 directly, so in the preset mode the condition of the Carry Out after the Clock's positive excursion will depend on the condition of Q1 and/or Q2. The counter changes state only on the positive going edge of the clock. Any other input may change at any time except during the positive transition of the clock. The sequence for counting out of improper states is as shown in the State Diagrams.



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10137 only



L SUFFIX CERAMIC PACKAGE CASE 620




F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10537 only

ELECTRICAL CHARACTERISTICS

		-55°C -30°C		+25°C		+85°C		+125°C				
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	_	165		165	-	150	-	165	_	165	mAdc
Input Current	linH											μAdc
Pins 5, 6, 11, 12			375		350	_	220		220		220	
Pins 9, 10		_	415		390		245		245		245	
Pin 7			450	_	425		265	_	265		265	
Pin 13			495		460	-	290		290	_	290	
Switching Times												ns
Propagation Delay	t _{pd}											
Clock to Q	,	0.8	4.6	0.8	4.8	1.0	4.5	1.4	5.0	1.4	5.2	
Clock to Carry Out		2.0	11	2.0	10.9	2.5	10.5	2.4	11.5	2.4	12.6	
Carry In to Carry Out		1.6	7.1	1.6	7.4	1.6	6.9	1.9	7.5	1.9	7.6	
Rise Time, Fall Time	t ⁺ ,t ⁻	0.9	3.3	0.9	3.3	1.1	3.3	1.1	3.5	1.2	3.7	ns
(20% to 80%)												
Setup Time	t _{set}											ns
Data (D0 to C)		3.5		3.5	_	3.5		3.5	_	3.5	-	
Select (S to C)		7.5		7.5		7.5		7.5		7.5	-	
Carry In (Cin to C)		4.5		4.5	_	3.7	-	4.5	_	4.5	-	
(C to C _{in})		-1.0		-1.0	_	-1.0	_	-1.0	_	-1.0		
Hold Time	t _{hold}											ns
Data (C to D0)		0	-	0	-	0	-	0	_	0	-	
Select (C to S)		-2.5		-2.5		-2.5	-	-2.5	_	-2.5		
Carry In (C to Cin)		-1.6		-1.6		-1.6		-1.6		-1.6		
(Cin to C)		4.0		4.0	_	3.1		4.0	_	4.0		
Counting Frequency	fcountup	115	-	125		125		125	_	115	100 to F	MHz
	^f countdn	115	_	125	-	125	-	125		115		


^{–55} $^{\rm o}\text{C}$ and +125 $^{\rm o}\text{C}$ test values apply to MC105xx devices only.



V_{CC1} = Pin 1 (5) V_{CC2} = Pin 16 (4) V_{EE} = Pin 8 (12)

COUNT UP 15 0 1 2 13 4 14 9 8 7 6 5 COUNT DOWN 12 13 9 8 7 6 5

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



NOTE: All power supply and logic levels are shown shifted 2 volts positive

MC10138/MC10538

BI-QUINARY COUNTER

COUNTER TRUTH TABLES

BI-QUINARY

(Clock connected to C2 and Q3 connected to C1)

COUNT	Q1	Q2	Q3	Ω0
0 1 2 3	ברדר	LITT	יייייי	ساساسا
4 5 6 7	LLHL	LLLH	בבבו	TIIL
8 9	HL	H	LH	II

BCD

(Clock connected to C1 and Q0 connected to C2)

COUNT	Ω0	Q1	Ω2	Q 3
0 1 2 3	エトエト	חודד		بالالالا
4 5 6 7	TILI	LII	TITI	با با با با
8 9	L H	L L	L L	ĦĦ

The MC10138/MC10538 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set-reset master-slave flip-flops. Clock inputs trigger on the positive going edge of the clock pulse.


Set or reset inputs override the clock, allowing asynchronous "set" or "clear". Individual set and common reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

 $P_D = 370 \text{ mW typ/pkg (No Load)}$


 $f_{Tog} = 150 \text{ MHz typ}$

 $t_{pd} = 3.5 \text{ ns typ}$

t+, t-=2.5 ns typ (20% to 80%)




 V_{CC1} = Pin 1(5) V_{CC2} = Pin 16(4) V_{EE} = Pin 8(12)



Numbers at ends of terminals denote pin numbers for L and P packages.

Numbers in parenthesis denote pin numbers for F package




		-59	5°C	-30	o°c	+25°C		+85°C		+125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		97		97	_	88	_	97	_	97	mAdc
Input Current	linH											μAdc
Pin 12		-	375	-	350	-	220		220	_	220	
Pins 5,6,10,11		_	415		390	_	245	_	245		245	
Pin 7			495	_	460	_	290	_	290	_	290	
Pin 9		_	700		650	_	410		410	_	410	
Switching Times												ns
Propagation Delay	t _{pd}											
Clock to Q0, Q0	,	1.4	5.5	1.4	5.0	1.5	4.8	1.5	5.3	1.5	5.5	
Clock to Q1, Q2, Q3, \overline{Q} 3		1.4	6.2	1.4	5.2	1.5	5.0	1.5	5.5	1.5	6.2	
Set		1.4	5.2	1.4	5.2	1.5	5.0	1.5	5.5	1.5	6.2	
Reset		1.4	5.5	1.4	5.2	1.5	5.0	1.5	5.5	1.5	6.2	
Rise Time, Fall Time	t+,t~	1.1	4.7	1.1	4.7	1.1	4.5	1.1	5.0	1.1	5.0	ns
(20% to 80%)												
Counting Frequency	^f count	125		125		125	_	125	_	125	_	MHz

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10141/MC10541

FOUR-BIT UNIVERSAL SHIFT REGISTER



TRUTH TABLE

SEL	ECT		OUTPUTS								
S1	S2	OPERATING MODE	Q0 _{n+1}	Q1 _{n+1}	Q2n+1	U3 _{n+1}					
L	L	Parallel Entry	DO	D1	D2	D3					
L	H	Shift Right*	Q1 _n	Q2 _n	03 _n	DВ					
н	L	Shift Left*	DL	40,,	u1 _n	Q2n					
н	н	Stop Shift	00n	a1 _n	O2n	23 _n					

*Crutputs as exist after pulse appears at "Comput with input conditions as share in Pulse. Positive transition of clock input."

universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs, four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

The MC10141/MC10541 is a four-bit

 $P_D = 425 \text{ mW typ/pkg (No Load)}$ $f_{Shift} = 200 \text{ MHz typ}$

 $V_{CC1} = Pin 1 (5)$ $V_{CC2} = Pin 16 (4)$ $V_{EE} = Pin 8 (12)$




P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10141 only



L SUFFIX CERAMIC PACKAGE CASE 620



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10541 only




ELECTRICAL CHARACTERISTICS

		- 5!	5°C	-30	о°с	+ 2!	5°C	+85°C		+ 125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	-	112	_	112	_	102	_	112	_	112	mAdc
Input Current Pins 5, 6, 9, 11, 12, 13	linH		375		350		220		220		220	μAdc
Pins 7,10			415		390	i	245	-	245	-	245	
Pin 4		21.567	450	_	425		265	_	265		265	
Switching Times Propagation Delay	t _{pd}	1.7	4.1	1.7	3.9	1.8	3.8	2.0	4.2	2.0	4.5	ns
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	3.6	1.0	3.4	1.1	3.3	1.1	3.6	1.0	3.9	ns
Setup Time	t _{set}											ns
Data Select		3.0 7.0	_	2.5 5.5	_ _	2.5 5.0	ì	2.5 5.5	_	3.0 7.0	_	
Hold Time Data, Select	^t hold	1.5	_	1.5		1.5	_	1.5		1.5	_	ns
Shift Frequency	^f Shift	150	-	150		150	_	150	-	150	-	MHz

^{-55°}C and +125°C test values apply to MC105xx devices only.

SHIFT FREQUENCY TEST CIRCUIT



*50 ohm, MC105xx only

NOTE: All power supply and logic levels are shown shifted 2 volts positive

All input and output cables to the scope are equal lengths of 50 ohm coaxial cable. Wire length should be $\lesssim 1/4$ inch from TP $_{\rm ID}$ to input pin and TP $_{\rm Out}$ to output pin


Test Procedures

- 1. Set D1, D2, D3 +0.31 Vdc (Logic L) D0 +1.11 Vdc (Logic H)
- 2. Apply Clock pulse $\mathbf{\Pi}^{-V}_{V|L}^{H}$ to set Q0 high
- 3 Maintain Clock Low Set S1 + 0.31 Vdc (Lonic L) S2 + 1.11 Vdc (Logic H)
- 4. Test Shift Frequency

Unused outputs are connected to a 50 ohm resistor to ground (100 ohm for MC105 xx).

MC10153/MC10553

QUAD LATCH




Numbers at ends of terminals denote pin numbers for L and P packages Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-30	ooc	+ 25	5°C	+85	+85 ⁰ C		5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	-	83	-	83		75	_	83	_	83	mAdc
Input Current	linH											μAdc
Pins 3,4,7,9,12,14		-	415		390	-	245		245	-	245	
Pin 13			495	-	460	-	290		290		290	
Pins 5, 10		-	595	-	560		350	_	350		350	
Switching Times												ns
Propagation Delay	t _{pd}											
Data	· ·	1.0	5.8	1.0	5.6	1.0	5.4	1.1	5.9	1.0	6.3	
Clock		1.0	6.1	1.0	5.6	1.0	5.6	1.2	6.2	1.0	6.6	
Gate		1.0	3.4	1.0	3.2	1.0	3.1	1.0	3.4	1.0	3.6	
Rise Time, Fall Time	t+,t-	1.0	3.9	1.0	3.6	1.1	3.5	1.1	3.8	1.0	4.1	ns
(20% to 80%)				l								
Setup Time	tset	2.5	-	2.5		2.5		2.5	an re	2.5	-	ns
Hold Time	thold	1.5	-	1.5	-	1.5		1.5		1.5		ns

55°C and +125°C test values apply to MC105xx devices only

MC10158/MC10558


QUAD 2-INPUT MULTIPLEXER (Non-Inverting)



		-55°C		-30	0°C +2		+25 ⁰ C		+85°C		5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	-	53	_	53	_	48	_	53	_	53	mAdc
Input Current	linH											μAdc
Pin 9		-	380	_	360	-	225	_	225	_	225	
Pins 3,4,5,6,10,11,12,13		_	425	_	400		250		250	_	250	
Switching Times												ns
Propagation Delay	tpd											
Data	'	1.5	3.5	1.3	3.1	1.2	3.0	1.3	3.2	1.5	3.5	
Select		2.5	5.0	2.5	4.8	2.4	4.5	2.5	4.8	2.5	5.0	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.6	3.5	1.6	3.4	1.5	3.3	1.6	3.4	1.6	3.5	ns

MC10159/MC10559


QUAD 2-INPUT MULTIPLEXER (Inverting)



		−55 ^o C		-3	0°C	+2!	o°C	+85°C		+125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	58	-	58	-	53	_	58	_	58	mAdc
Input Current	linH											μAdc
Pin 9		-	380	_	360	-	225	-	225	-	225	
Pins 3,4,5,6,7,10,11,12,13		-	425		400	_	250		250		250	
Switching Times											ļ	ns
Propagation Delay	t _{pd}											
Data	·	1.1	4.0	1.1	3.8	1.2	3.3	1.1	3.8	1.1	4.0	
Select	ļ	1.5	5.5	1.5	5.3	1.5	5.0	1.5	5.3	1.5	5.5	
Enable		1.4	5.5	1.4	5.3	1.5	5.0	1.4	5.3	1.4	5.5	
Rise Time, Fall Time	t+,t-	1.0	3.8	1.0	3.7	1.1	3.5	1.0	3.7	1.0	3.8	ns
(20% to 80%)												

MC10160/MC10560

12-BIT PARITY GENERATOR-CHECKER




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-55°C		-30°C		+25°C		+85°C		+ 125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	86	_	86	-	78		86	_	86	mAdc
Input Current Pins 3,6,7,11,12,15 Pins 4,5,9,10,13,14	linH	_	450 375	_	425 350	_	265 220		265 220	_	265 220	ns
Switching Times Propagation Delay	tpd	1.6	-	1.8						1.4	7.9	ns
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	3.4	1.1	3.5	1.1	3.3	1.0	3.5	0.9	3.4	ns

55°C and +125°C test values apply to MC105xx devices only.

MC10161/MC10561


BINARY TO 1-8 DECODER (LOW)



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-30	0°C	+ 2!	5°C	+8!	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	84	_	84	_	76	_	84	_	84	mAdc
Input Current	linH	_	375	_	350	_	220	-	220	_	220	μAdc
Switching Times												ns
Propagation Delay	tpd	1.2	6.5	1.5	6.2	1.5	6.0	1.5	6.4	1.3	7.0	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	3.6	1.0	3.3	1.1	3.3	1.1	3.5	1.0	3.9	ns

-55°C and +125°C test values apply to MC105xx devices only.



3-60

MC10162/MC10562


BINARY TO 1-8 DECODER (HIGH)

F SUFFIX

CERAMIC PACKAGE

CASE 650

MC10562 only



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

P SUFFIX

PLASTIC PACKAGE

CASE 648

MC10162 only

		- 5!	5 ⁰ C	- 30	o°C	+ 2!	5°C	+8!	5°C	+12	5 ^o C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	84	_	84	_	76		84	_	84	mAdc
Input Current	linH	_	375	-	350		220		220		220	μAdc
Switching Times Propagation Delay	tpd	1.2	6.5	1.5	6.2	1.5	6.0	1.5	6.4	1.3	7.0	ns
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	3.6	1.0	3.3	1.1	3.3	1,1	3.5	1.0	3.9	ns

MC10163/MC10563 MC10193/MC10593


ERROR DETECTION - CORRECTION CIRCUITS

The MC10163/MC10563 and the MC10193/MC10593 are error detection and correction circuits. They are building blocks designed for use with memory systems. They offer economy in the design of error detection/correction subsystems for main frame and add-on memory systems. For example, using eight MC10163's together with eight 12 bit parity checkers (MC10160), single-bit error detection/correction

and double bit error detection can be done on a word of 64 bit length. Only eight check bits (B0-B7) need be added to the word. A useful feature of this building block is that the MC10193/MC10593 option generates the parity of all inputs to the block. Thus, if the MC10193 is applied in a byte sequence, individual byte parity is automatically available.


MC10163/MC10563 LOGIC DIAGRAM

MC10193/MC10593 LOGIC DIAGRAM



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

MC10163/MC10563, MC10193/MC10593



		-5	5°C	- 30	o°c	+ 25	5°C	+85	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	137	_	137	-	125	_	137	_	137	mAdc
Input Current Pins 4,6,10	linH	_	375	_	350		220	_	220	!	220	μAdc
Pins 5,7,9,11,12		-	450	_	425	_	2 6 5	_	265	_	265	
Switching Times Propagation Delay MC10163/MC10563 MC10193/MC10593 B to P1-P4	^t pd	1.3	7.0 7.1	1.3 1.3	6.8 6.8	1.5 1.5		1.5 1.5	l	1.5 1.5	7.5 11	ns
B to P5		1.8	ŀ	1.8	8.9	2.0	i	2.0	9.2	2.0	10	
Rise Time, Fall Time (20% to 80%)	t+,t-											ns
MC10163/MC10563 MC10193/MC10593		1.1	4.4 4.3	1.1	4.2 4.2	1.1	į.	1.1	4.4	1	4.5	

-55°C and +125°C test values apply to MC105xx devices only.

MC10163/MC10563 APPLICATIONS INFORMATION

The MC10163/MC10563 is a building block for generating the modified Hamming single error-correction, double-error-detection (SEC DED) code used in the IBM370/145 memory. While the MC10163 can also be used for generating other patterns, it is optimized for generating the pattern shown in the H matrix of Figure 1.

When writing into a memory, the MC10163 is used to generate the eight check bits (CO-C32, CT) which are stored with the 64 data bits (BO-B63). These check bits are generated by taking the parity of all data bits marked with an X in the appropriate row of the H matrix. (C0, C1, C32, CT, are even parity; C2, C4, C8, C17, are odd parity.) To generate these check bits with the building blocks, eight MC10163's and eight MC10160 parity checkers are used. One MC10163 is connected to each byte of data and the outputs of these building blocks are connected to the eight MC10160 parity checkers, one for each check bit. Figure 2 shows which connections are required (i.e., CO is the even parity of output POA of the MC10163 on the "zero" byte of data, output PO_B of the "zero" byte, PO_A of the "one" byte, PO_B of the "three byte and data bit 32.)

During the memory read operation, the fetched check bits previously generated (as described) are exclusive ORed with newly generated CO-C32 to generate syndrome bits SO-S32. Syndrome ST is a special case where ST is the even parity of all eight fetched check bits and all 64 fetched data bits. For determining the type and location of an error:

- 1. If all syndromes (S0-S32 and ST) are false, there is no error.
- 2. If ST is true and S0 S32 are false, the CT is in error.
- 3. If ST is false and one or more of S0-S32 is true, an uncorrectable error has occurred.
- 4. If ST is true and one or more of S0-S32 is true, simply add the S1-S32 bits to get the binary location of the error (S1 has weight 1, S2 weight 2, S4 weight 4, etc.)

Data bits B0 and B32 are special cases of this location technique: B0 is in error if ST, S0, and S32 are true; B32 is in error if ST, S0, S1, and S32 are true.

FIGURE 1 — 370/145 PATTERN





FIGURE 2 – 370/145 PATTERN GENERATION

C1 = P10 P11 P12 P13 P14 P15 P16 P17 C2 = P20 P21 P22 P23 P24 P25 P26 P27 C4 = P30 P31 P34 P35 P36 P37 C3 = P0A1 P081 P0A3 P38 P34 P35 P085 P0A7 P087 C16 = P0A1 P081 P0A3 P383 P0A6 P086 P0A7 P0B7 C32 = P0A4 P0A5 P0A5 P0A6 P0B6 P0A7 P0B7 C32 = P0A4 P0A5 P0A5 P0A6 P0B6 P0A7 P0B7 P0A7 P0B7 P0A7 P0A7 P0B7 P0B7 P0A7 P0B7 P0B7 P0A7 P0B7 P0B7 P0A7 P0B7 P0B7 P0B7 P0A7 P0B7 P0B7 P0B7 P0B7 P0B7 P0B7 P0B7 P0B			P0 _{B2}	P0A3	POR3	œ
20 P21 P22 P23 P24 P25 P26 P26 P26 P26 P26 P26 P26 P31 P32 P33 P34 P35 P36 P0A1 P0B1 P0A3 P0B3 P0A5 P0B5 P0A7 P0A2 P0A2 P0A2 P0A2 P0A3 P0A6 P0B6 P0A7 P0A4 P0A4 P0A5 P0B5 P0A6 P0A6 P0A7 P0A4 P0A5 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A6 P0A7 P0A6 P0A6 P0A6 P0A7 P0A6 P0A6 P0A6 P0A6 P0A6 P0A7 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6	_	_	P15	P16	P17	B(32)
230 P31 P32 P33 P34 P35 P36 P36 P0A1 P0B1 P0A3 P2B3 P0A5 P0B5 P0A7 P0A2 P0A2 P0A3 P2B3 P0A6 P0B6 P0A7 P0A4 P0B4 P0A5 P2B5 P0A6 P0B6 P0A7 P0A4 P0B4 P0A5 P2B5 P0A6 P0B6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A7 P0A6 P0A7 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A7 P0A6 P0A7 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A7 P0A6 P0A6 P0A6 P0A6 P0A7 P0A6 P0A6 P0A6 P0A6 P0A7 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6	_	_	P25	P26	P27	
0041 P0B1 P0A3 P3B3 P0A5 P0B5 P0A7 P0A2 P0A2 P0A2 P0A3 P3B3 P0A6 P0B6 P0A7 P0A4 P0B4 P0A5 P3B5 P0A6 P0B6 P0A7 P0A5 P0A6 P0B6 P0A7 P0A5 P0A6 P0A6 P0A7 P0A5 P0A6 P0A7 P0A5 P0A6 P0A7 P0A5 P0A6 P0A7 P0A5 P0A6 P0A7 P0A7 P0A6 P0A7 P0A6 P0A7 P0A6 P0A7 P0A6 P0A7 P0A6 P0A7 P0A6 P0A7 P0A7 P0A6 P0A7 P0A7 P0A6 P0A7 P0A7 P0A6 P0A6 P0A7 P0A6 P0A7 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6 P0A7 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6 P0A6	_	_	P35	P36	P37	
0042 P0A2 P0A3 P3B3 P0A6 P0B6 P0A7 P0A4 P0B4 P0A5 P2B5 P0A6 P0B6 P0A7 P0A7 P0A7 P0A7 P0A7 P0A7 P0A7 P0A7		_	POB5	P0A7	POR 7	
0A4 P0B4 P0A5 P0B5 P0A6 P0B6 P0A7 I	_	_	P0B6	POA7	P0 _{R7}	
00 00 00 000 000 000 000 000 000 000 0	_	_	P0B6	P0A7	PO _{B 7}) B
AN '981 '982 '9A3 FUA4 FUB5 FUB6 I	_	_	P0 _{B5}	P0 _{B6}	P0A7	8(0)

FIGURE 3 – MOTOROLA PATTERN EXAMPLE



The MC10193/MC10593 is a building block for generating modified Hamming SEC-DED codes. It can be used for any length data word and for a variety of codes. The MC10193 is optimized for codes organized on a byte repetitive basis and has the advantage of automatically supplying whole byte parity (P5 output). While it is possible to use a number of criteria for choosing a pattern, the pattern of Figure 3 was chosen on the basis of speed and ease of error location decode. As can be seen in the H matrix of Figure 3, the pattern is repetitive by byte with the various rows generated by only five combinations of bit parities within the bytes. For the 64 bit data word in the example of Figure 3, the eight check bits (B64 to B71) are generated by the odd parity of all data bits indicated by an X in the appropriate row. The syndromes S1 to S8 are generated by including the fetched check bits in the same generator that originally generated the check bits.

The pattern of Figure 3 is easily generated by using eight MC10193 devices, one for each data byte and eight MC10160 parity checkers, one for each syndrome/check bit. The connections of building blocks and parity checkers are shown in tabular form in Figure 4 and in schematic form in Figure 6.

Once the syndrome bits (S1 to S8) have been formed from fetched data (B0 to B63) and fetched check bits (B64 to B71), the determination of type and location of error is simply done:

- 1. If all syndromes are false, there is no error.
- 2. If one syndrome is true, the corresponding check bit is in error.
- 3. If more than one syndrome is true, and the parity of all syndromes is even, a multiple (uncorrectable) error has occurred.
- 4. If more than one syndrome is true, and the parity of all syndromes is odd, a single error has occurred and is easily located by the circuit of Figure 5.

Figure 5 gives the error location circuit for the example pattern. The outputs EBO to EB6 are a one-of-eight-high code giving the byte in error. Outputs EC0 to EC3 give the binary location of the bit in error within the located byte. Since this location process can occur simultaneously with the determination of error type described, the entire error correction sequence (using a toggling fetched data latch) takes less than 20 ns. This is because an error occurrence detector is a simple ORing of S1 to S8. The error locator has simultaneously located the error which is then corrected as through the error was a single (and therefore correctable) error. The parity of syndromes then determines if the error was indeed single, and interrupts the CPU if the error was an uncorrectable (multiple) error. Since uncorrec-

MC10163/MC10563, MC10193/MC10593

table data is unusable without special handling, the CPU would be interrupted anyway; therefore this automatic correction of any error as if it were single does not create any problems. This fast error correction technique allows


single erorr correction on a non interrupt basis with only a 20 ns memory system access time penalty.

These techniques can, of course, be extended to large or smaller data words.

FIGURE 4 - M2 PATTERN BUILDING BLOCK

```
S1 = P10
         P11
              P12 P13 P54 P55 P56
                                        B(64)
S2 = P20
         P21
               P22
                   P23
                         P54
                              P55
                                   P57
                                        B(65)
S3 = P30
         P31
               P32
                    P33
                         P54
                              P56
                                   P57
                                        B(66)
S4 = P40
         P41
               P42
                    P43
                         P55
                              P56
                                   P57
                                        B(67)
S5 = P14
         P15
               P16
                   P17
                         P50
                                   P52
                                        B(68)
S6 = P24
         P25
                         P50
                              P51
                                   P53
                                        B(69)
S7 = P34 P35
              P36 P37 P50 P52
                                   P53
                                        B(70)
S8 = P44 P45
             P46 P47 P51 P52 P53 B(71)
Where for PNM: N = MC10193 Output
            M = Byte Number
```

FIGURE 5 - M2 PATTERN CORRECTION MATRIX







FIGURE 6 - SYNDROME AND CHECK BIT GENERATOR, M2 PATTERN

MC10164/MC10564

8-LINE MULTIPLEXER



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-3	0°C	+ 2!	5°C	+8!	5°C	+ 12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	83	_	83	_	75	_	83	_	83	mAdc
Input Current	linH	-	450	-	425	_	265	_	265	_	265	μAdc
Switching Times Propagation Delay	^t pd											ns
X0-X7 A, B, C	·	1.3	4.6 6.1	1.5	6.3			2.2	6.5	1.2 1.9	6.0	
Enable Rise Time, Fall Time (20% to 80%)	t+,t-	0.9	3.0	0.9	3.3		3.3	1.0	3.1	0.9	3.4	ns

^{-55°}C and +125°C test values apply to MC105xx devices only.

Dout MC10164 $\mathsf{D}_{\mathsf{out}}$ MC10164 A B C D_{out} MC10164 140 MSB **Q7** ABC Q6 Q5 Dout MC10164 Q4 мс10161 90-03 **Q**2 ABC Q1 7 O LSB 00 Dout MC10164 A B C Dout MC10164 The Bit chosen is dependent on six-bit code present on inputs 7, 9, 14 of the ABC MC10161 and the A, B, C inputs of the MC10164. Dout MC10164 АВС Dout MC10164

FIGURE 1 — 1-OF-64 LINE MULTIPLEXER

MC10165/MC10565

8-INPUT PRIORITY ENCODER

TOI		TABL	
180) I H	IABL	

		(ATA	NPUT	S	- T. C. December 1			OUT	PUTS	
D0	01	D2	D3	D4	D5	06	D7	Ω3	Ω2	Q1	00
н	- 6	- o	0	0	0	0	0	н	L	L	L
L	н	- 6	- 0	4	φ	0	-0	н	L	L	н
L	L	H	-0	0	0	٥	0	н	L.	н	L
L	L	L	н	0	- 0	ø	٥	н	L	H	н
L	L	L	L	н	- 0	0	0	н	н	L	L.
L	L	L	L	L.	Н	ø	ø	н	н	i.	н
Ł.	L	Ł	L	L	L	H	0	н	н	н	L
L	L	L.	L	L	L	L.	н	Н	н	н	н
L	L	L	L	L	L.	Ł	L	L	L	L	Ł

⊕ Don't Care

 $P_D = 545 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 7.0 \text{ ns typ (Data to Output)}$ The MC10165/MC10565 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the outputs follow the inputs and latch when the clock goes high.

The input is active when high (e.g., the three binary outputs are low when input DO is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary.



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10165 only




L SUFFIX CERAMIC PACKAGE CASE 620



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10565 only

		-5!	5°C	-3	0°C	+ 2!	5°C	+8!	5°C	+12	25°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	144	_	144	_	131	-	144	_	144	mAdc
Input Current Pin 4	linH		415	_	390		245		245	_	245	μAdc
Pin 5,6,7,9,10,11,12,13		_	375	l	350		220	_	220	l	220	
Switching Times Propagation Delay Data	^t pd	2.0	7.5	2.0	7.0	2.0	7.0	2.0	8.0	2.0	8.5	ns
Clock		1.5	5.0	1.5	4.5	1.5		1.5	4.5	1.5	5.5	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.1	3.8	1.1	3.5	1.1	3.3	1.1	3.5	1.1	4.5	ns
Setup Time	t _{set}	6.0	-	6.0	-	6.0	_	6.0	_	6.0	_	ns
Hold Time	^t hold	1.0	_	1.0		1.0	_	1.0	-	1.0	_	ns

^{-55°}C and +125°C test values apply to MC105xx devices only.




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

MC10165/MC10565

A typical application of the MC10165/MC10565 is the decoding of system status on a priority basis. A 64 line priority encoder is shown in the figure below. System status lines are connected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will


select the one of 64 different system conditions, as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.

64-LINE PRIORITY ENCODER



MC10166/MC10566

5-BIT MAGNITUDE COMPARATOR




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

MC10166/MC10566


		-5	5°C	-30	o°c	+ 25	5°C	+8	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	-	117	-	117	_	106	-700	117	_	117	mAdc
Input Current	linH		375	_	350	_	220	_	220		220	μAdc
Switching Times												ns
Propagation Delay	t _{pd}											
Data		1.0	8.2	1.0	8.0	1.0	7.6	1.0	8.4	1.0	8.9	
Enable		1.0	3.9	1.0	3.8	1.0	3.6	1.0	4.0	1.0	4.2	
Rise Time, Fall Time (20% to 80%)	t+,t	1.1	3.8	1.0	3.6	1.1	3.5	1.1	3.8	1.1	4.1	ns

-55°C and +125°C test values apply to MC105xx devices only.



MC10168/MC10568

QUAD LATCH




Numbers at ends of terminals denote pin numbers for L and P package Numbers in parenthesis denote pin numbers for F package

		-55	o _C	-30	oc	+ 25	5°C	+85	5°C	+ 12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1 _E		83	_	82	_	75	-	82		83	mAdc
Input Current	linH											μAdc
Pins 3,7,9,14			415	-	390	-	245		245	-	245	
Pins 4,5,10,12			450		425	-	265	-	265		265	
Pin 13			495		460		290		290		290	
Switching Times												ns
Propagation Delay	tpd											
Data		1.0	5.8	1.0	5.6	1.0	5.4	1.1	5.9	1.0	6.3	
Gate		1.0	3.4	1.0	3.2	1.0	3.1	1.0	3.4	1.0	3.6	
Clock		1.0	6.1	1.0	5.8	1.0	5.6	1.2	6.2	1.0	6.6	
Rise Time, Fall Time	t+,t-	1.0	3.9	1.0	3.6	1.1	3.5	1.1	3,8	1.0	4.0	ns
(20% to 80%)												
Setup Time	t _{set}	2.5	-	2.5		2.5	_	2.5		2.5		ns
Hold Time	thold	1.0	_	1.0		1.0		1.0	_	1.0		ns

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10170/MC10570

9 + 2-BIT PARITY **GENERATOR-CHECKER**



Numbers at ends of terminals denote pin numbers for L and P packages.

Numbers in parenthesis denote pin numbers for F package.

 $t_{pd} = 2.5 \text{ ns typ (Control to B)}$

4.0 ns typ (Data to A)

6.0 ns typ (Data to B)

		-55	5°C	-3	0°C	+2	5°C	+8!	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙĘ	_	78	_	78	_	71	_	78	_	78	mAdc
Input Current	linH	_	375	_	350	_	220	-	220	_	220	μAdc
Switching Times												ns
Propagation Delay	tpd											
Control		1.5	4.6	1.5	4.2	1.5	4.0	1.5	4.4	1.5	4.8	
Data to A		2.0	7.5	2.0	6.6	2.0	6.0	2.0	6.6	2.0	8.0	
Data to B		4.0	10	4.0	9.5	4.0	8.8	4.0	9.5	4.0	10.5	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.5	4.5	1.5	4.3	1.5	3.9	1.5	4.3	1.5	4.8	ns

CERAMIC PACKAGE

CASE 620

P SUFFIX

PLASTIC PACKAGE

CASE 648

MC10170 only

F SUFFIX

CERAMIC PACKAGE


CASE 650

MC10570 only

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10171/MC10571

DUAL BINARY TO 1-4 DECODER (LOW)




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-59	5°C	-30	ooc	+2!	5°C	+8	5°C	+12	:5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	-	85	_	85	_	77	_	85		85	mAdc
Input Current	linH	-	375		350		220	_	220		220	μAdc
Switching Times Propagation Delay	tpd	1.3	6.5	1.5	6.2	1.5	6.0	1.5	6.4	1.2	7.0	ns
Rise Time, Fall Time	t+,t-	1.0	3.6	1.0	3.3	1.1	3.3	1.1	3.4	1.0	3.9	ns

55°C and +125°C test values apply to MC105xx devices only.

MC10172/MC10572

DUAL BINARY TO 1-4 DECODER (HIGH)




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5!	5°C	-30	o°C	+2	5°C	+8!	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		85	_	85	_	77	_	85	_	85	mAdc
Input Current	linH	-	375	_	350		220	_	220	_	220	μAdc
Switching Times Propagation Delay	^t pd	1.3	6 .5	1.5	6.2	1.5	6.0	1.5	6.4	1.2	7.0	ns
Rise Time, Fall Time	t+,t-	1.0	3.6	1.0	3.3	1.1	3.3	1.1	3.4	1.0	3.9	ns

-55°C and +125°C test values apply to MC105xx devices only.

MC10173

QUAD 2-INPUT MULTIPLEXER/LATCH



The MC10173 is a quad two channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

TRUTH TABLE

SELECT	CLOCK	Q0 _{n+1}
Н	L	D00
L	L	D01
φ	н	00 _n

V_{CC} = Pin 16 V_{EE} = Pin 8





P SUFFIX
PLASTIC PACKAGE
CASE 648




L SUFFIX CERAMIC PACKAGE CASE 620

		- 30	ooc	+25	5°C	+85	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	-	73	-	66	_	73	mAdc
Input Current	linH							μAdc
Pins 3,4,5,6,10,11,12,13		-	470	-	295	_	295	
Pins 7,9			400	-	250		250	
Switching Times								ns
Propagation Delay	tpd							
Data		8.0	3.7	1.0	3.5	1.1	5.3	
Clock		1.6	7.2	1.6	6.8	1.4	6.8	
Select		1.1	6.2	1.3	5.7	1.2	6.7	
Rise Time, Fall Time	t+,t-	1.2	4.0	1.5	3.5	1.4	4.0	ns
(20% to 80%)								
Setup Time	t _{set}							ns
Data		2.0	-	2.0	-	2.0	-	
Select		3.0	_	3.0	_	3.0		
Hold Time	thold							ns
Data		2.5	-	2.5		2.5	-	
Select		1.5		1.5	-	1.5	-	

MC10174/MC10574

DUAL 4-TO-1 MULTIPLEXER




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		- 55	5°C	-30	o°c	+ 25	5°C	+8!	5°C	+ 12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙĘ	_	80	_	80		73	_	80	_	80	mAdc
Input Current	linH											μAdc
Pins 3,4,5,6,7,9,10,11,12,13			375	_	350	-	220	_	220	_	220	
Pin 14			565		525	_	330	-	330	_	330	
Switching Times												ns
Propagation Delay	tpd											
Data		1.3	4.6	1.4	4.8	1.5	4.5	1.4	4.8	1.2	4.5	
Select (A,B)		1.8	6.1	1.9	6.4	2.0	6.0	2.1	6.4	1.9	6.0	
Enable		0.9	3.0	1.0	3.1	1.0	2.9	0.9	3.2	0.9	2.9	
Rise Time, Fall Time	t+,t-	0.9	3.3	1.0	3.4	1.1	3.3	1.1	3.6	0.9	3.4	ns
(20% to 80%)												

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10175/MC10575

QUINT LATCH




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-3	0°C	+ 2!	5°C	+8	5°C	+ 12	:5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	¹E		107		107		97		107	-	107	mAdo
Input Current	linH							†				μAdc
Pins 5,6,7,9,10,12,13	1		495	-	460		290		290		290	1
Pin 11			1100		1000	-	650		650		650	l
Switching Times												ns
Propagation Delay	tpd											
Data		1.0	3.8	1.0	3.6	1.0	3.5	1.0	3.6	1.0	4.1	
Clock		1.0	4.6	1.0	4.7	1.0	4.3	1.0	4.4	1.0	5.0	
Reset		1.0	4.2	1.0	4.0	1.0	3.9	1.0	4.2	1.0	4.6	
Rise Time, Fall Time	t+,t	1.0	3.8	1.0	3.6	1.1	3.5	1.1	3.7	1.0	4.1	ns
(20% to 80%)												
Setup Time	t _{set}	2.5	-	2.5	-14	2.5		2.5		2.5		ns
Hold Time	thold	1.5		1.5		1.5	-	1.5		1.5	_	ns

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10176/MC10576

HEX D MASTER-SLAVE FLIP-FLOP




Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-59	5°C	-30	ooc	+25	5°C	+8	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	_	121	_	121	_	110	_	121	_	121	mAdc
Input Current	linH											μAdc
Pins 5,6,7,10,11,12		-	375	-	350	-	220	-	220	-	220	
Pin 9		-	525		495	-	310	-	310	_	310	
Switching Times												ns
Propagation Delay	t _{pd}	1.6	4.9	1.6	4.6	1.6	4.5	1.6	5.0	1.6	5.3	
Rise Time, Fall Time	t+,t-	1.0	4.3	1.0	4.1	1.1	4.0	1.1	4.4	1.0	4.7	ns
(20% to 80%)							L				ļ	
Setup Time	t _{set}	2.5		2.5	-	2.5	_	2.5	_	2.5		ns
Hold Time	^t hold	1.5	-	1.5	_	1.5	_	1.5	_	1.5	_	ns
Toggle Frequency	fTog	125		125	-	125	_	125	_	125		MHz

-55°C and +125°C test values apply to MC105xx devices only.

MC10177

TRIPLE MECL-TO-NMOS TRANSLATOR



Max Load: 350 pF

PD = 1.0 W typ/pkg @ 5.0 MHz
Operating Rate: 5.0 MHz typ
(all 3 translators in use simultaneously
Input: MECL 10,000 (differential)

Output: NMOS + 0.5 V V_{OLmax} + 3.0 V V_{OHmin}*

The MC10177 consists of three MECL to MOS translators which convert MECL 10,000 logic levels to NMOS levels. It is designed for use in N-channel memory systems as a Read/ Write, Data/Address driver. It may also be used as a high fanout (30) MECL to TTL translator, or in other applications requiring the capability to drive high capacitive loads. A separate lead from each of the three translators is brought out of the package. These leads may be connected to V_{SS}, or to an external capacitor (0.01 to $0.05~\mu\text{F}$ to ground), for waveform improvement, and short circuit protection. When connection is made to an external capacitor, VSS line fluctuations due to transient currents are also reduced.

 V_{CC} = Gnd = Pins 1, 16 V_{EE} = Pin 8 = -5.2 Vdc ± 5% V_{SS} = Pin 9 (+5.0 Vdc or +6.0 Vdc ± 10%)



L SUFFIX
CERAMIC PACKAGE
CASE 620

^{*}May be raised by increasing VSS.


ELECTRICAL CHARACTERISTICS

			TEST V	TEST VOLTAGE/CURRENT VALUES	RRENT VA	ALUES		
@ Test			Volts			-	mAdc ± 1%	
Femperature	VIHmax	VILmin	VIHAmin	VIHAmin VILAmax	VEE	1011	lor2	ΙОН
−30 ₀ C	-0.890		-1.205	-1.500	-5.2	+1.0	+ 20	-15
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	+1.0	+20	-15
185°C	-0.700	-1.825	-1.035	-1.440	-5.2	+1.0	+20	-15

NOTE: V_{SS} (Pin 9) = +5.0 Vdc unless otherwise specified.

3		-30	-30°C	+25°C	00	+85°C	ပိုင			
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
Power Supply Drain Current	. =	1	106	1	96	1	106	mAdc	Pin 9 and all inputs and outputs open.	
Negative	ISSO	1	88	1	88	1	88	mAdc	All inputs and outputs open.	
Positive Output Low	ISSL	ı	88	1	88		88		Vin = VIH max (Pins 10, 12, 14), VIL min (Pins 11, 13 15)	11, 13 15).
Output High	HSSI	1	44	1	44	1	44	•	Vin = VIL min (Pins 10, 12, 14), VIH max (Pins 11, 13, 15)	1, 13, 15).
Input Current	linH	1	1.6	1	0.1	1	1.0	Αm	$V_{in} = V_i H max$ to P.U T., $V_{iL} m_{in}$ to the other input of that gate. Test one input at a time.	nput of that gate.
Input Leakage Current	lcBo	1	1.5	1	1.0	1	1.0	μAdc	$V_{in} = VEE$ to P.U.T., $V_{iH} max$ to the other input of that gate. Test one input at a time.	t of that gate.
Logic "1" Output Voltage	МОИ	3.0	1	3.0	1	3.0	1	Vdc	$V_{SS} = +5.0 \text{ Vdc}$ $V_{in} = V_{IH max} (Pins 11, 13 15)$	13 15),
		4.0	1	4.0	1	4.0			V _{SS} = +6.0 Vdc VIL min (Pins 10, 12, 14). I _{OH} = -15 mAdc.). IOH = -15 mAdc.
Logic "0" Output Voltage	VOL	1	0.5	1	0.5	ı	0.5	Vdc	IOL1 = +1.0 mAdc Vin = VIH max (Pins 10, 12 14),	12 14),
		1	9.0	1	9.0	1	9.0		IOL2 = +20 mAdc VILmin (Pins 11, 13 15).	
Logic "1" Threshold Voltage	Vона	3.0	1	3.0	1	3.0		Vdc	$V_{SS} = +5.0 \text{ Vdc}$ $V_{in} = V_{in} + V_{in} = V_{in} + V_{i$	3, 15, one at a time),
		4.0	****	4.0	1	4.0			VSS = +6.0 Vdc VILmin (Pins 10, 12, 14). IOH = -15 mAdc.). IOH = -15 mAdc.
Logic "0" Threshold Voltage	VOLA		0.5	1	0.5	ı	0.5	Vdc	$10L1 = +1.0 \text{ mAdc}$ $V_{in} = V_{IH max}$ (Pins 10, 12, 14)	12, 14),
		i	9.0	ı	9.0	1	9.0		I _{OL2} = +20 mAdc V _I LA _{max} (Pins 11, 13, 15, one at a time)	, one at a time).
Output Short-Circuit Current	lsc	-50	06-	-50	06-	-50	06-	mAdc	$V_{in} = V_{L,min} \; (Pins \; 10, \; 12, \; 14), \; V_{IH,max} \; (Pins \; 11, \; 13 \; 15) \; Ground outputs, one at a time.$	11, 13 15).
Switching Times								SU	50% in to 10% or 90% out. See switching time test circuit	st circuit
Propagation Delay	tpd	2.0	12.5	2.0	12.5	2.0	12.5			
Rise Time, Fall Time	t+, t-	3.0	12	3.0	Ξ	3.0	=	Su	10% to 90%	
Supply Source Current	SSI		110	1	110	ı	110	mA	© 5.0 MHz, 350 pF load, VSS = +6.0 Vdc	

SWITCHING TIME TEST CIRCUIT



MC10178/MC10578

BINARY COUNTER

TRUTH TABLE The MC10178/MC10578 is a four-bit **INPUTS** OUTPUTS counter capable of divide-by-two, divide-byfour, divide-by-eight or a divide-by-sixteen R S0 S1 | S2 **S**3 C1 C2 Q0 Q1 Q2 Q3 function. φ φ Н н н н Φ н н н Clock inputs trigger on the positive going L L L L Φ H No Count edge of the clock pulse. Set and Reset inputs L L No Count override the clock, allowing asynchronous "set" L L L ī L L or "clear". Individual Set and common Reset L L inputs are provided, as well as complementary L L н . . L L L L L н н L L outputs for the first and fourth bits. True L L L Ł н L ı outputs are available at all bits. L н L н L L Ĺ L L. L . . 1 н н L L L Н н н L Ĺ . . L ı L **P SUFFIX** L L L L L L Н L . . PLASTIC PACKAGE L L L L н L L L L L L Н н L н **CASE 648** ٠. L L н н MC10178 only L L L. н L Н Н L н φ = Don't Care Clock transition from V_{IL} to V_{IH} may be applied to C1 or C2 or both for same effect. P_D = 370 mW typ/pkg (No Load) $f_{toggle} = 150 \text{ MHz (typ)}$ **F SUFFIX** L SUFFIX $t_{pd} = 3.5 \text{ ns typ (C to QO)}$ CERAMIC PACKAGE CERAMIC PACKAGE = 11 ns typ (C to Q3) **CASE 620 CASE 650** MC10578 only $V_{CC1} = Pin 1(5)$ V_{CC2} = Pin 16 (4) VEE = Pin 8 (12) SO 00S1 Q1 02 S3 Q3 (15)119(3)159(11)79(1)139(10)6 ♀ (8)49 (9)5 Q (6)2 P ā, D1 ā' ā, ā, D₁ D1 D1 (16)12 ā C 1 ā, C1 ã, C1 α Clock 1 (14)10 C2 a Q Clock 2 ā R R R (13)9Reset (2)14 0 (7)36 <u>Q3</u>

Numbers at ends of terminals denote pin numbers for L and P package. Numbers in parenthesis denote pin numbers for F package.

MC10178/MC10578


ELECTRICAL CHARACTERISTICS

		-5!	5°C	- 30	o°c	+2	5°C	+8	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	97	_	97	_	88	_	97	_	97	mAdc
Input Current	linH											μAdc
Pins 10,12		_	415	-	390	_	245	-	245	-	245	
Pins 5,6,7,11		_	375	-	350	_	220	_	220	-	220	
Pin 9		-	700		650	-	410	-	410	-	410	
Switching Times												ns
Propagation Delay	t _{pd}											
Clock to Q0	,	1.4	5.0	1.4	5.0	1.5	4.8	1.5	5.3	1.5	5.6	
Clock to Q1		1.9	9.9	1.9	9.4	2.0	9.2	2.0	9.8	2.0	10.8	
Clock to Q2		2.9	13	2.9	12.3	3.0	12	3.0	12.8	3.0	14	
Clock to Q3		3.9	16	3.9	14.9	4.0	14.5	4.0	15.5	4.0	17	
Set, Reset		1.4	5.6	1.4	5.2	1.5	5.0	1.5	5.5	1.5	6.1	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.1	4.9	1.1	4.7	1.1	4.5	1.1	5.0	1.1	5.3	ns
Counting Frequency	fcount	125	-	125	_	125	_	125	_	125	_	MHz

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10179/MC10579


LOOK-AHEAD CARRY BLOCK



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

		-5	5°C	-30	o°c	+ 2!	5°C	+8!	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	79		79	_	72	_	79	_	79	mAdc
Input Current	linH											μAdc
Pins 5,9		-	380	_	360	_	225	-	225	-	225	
Pins 4,7,11			460	_	430	-	270	-	270	_	270	
Pin 14		_	600	_	565	_	355	-	355	-	355	
Pin 12		_	670		630	-	395	_	395	_	395	
Pins 10,13		_	750	_	700	_	440		440	-	440	
Switching Times												ns
Propagation Delay	tpd											
G or C _n to Carry; G or P to G _G		1.0	5.9	1.0	5.8	1.0	5.5	1.0	6.1	1.0	6.4	
P to P _G		1.0	3.9	1.0	3.7	1.0	3.5	1.0	3.9	1.0	4.1	
Rise Time, Fall Time (20% to 80%)	t+,t~	1.0	3.9	1.1	3.7	1.1	3.5	1.1	3.9	1.0	4.1	ns


^{-55°}C and +125°C test values apply to MC105xx devices only.



3-89

MC10180/MC10580

DUAL 2-BIT ADDER/SUBTRACTOR



$$A' = \overline{A \oplus Sel_A} = A \odot Sel_A$$

 $B' = \overline{B \oplus Sel_B} = B \odot Sel_B$

$$S = \overline{C}_{in} (\overline{A}' B' + A' \overline{B}') + C_{in} (A' B' + \overline{A}' \overline{B}')$$

$$C_{out} = C_{in} A' + C_{in} B' + A' B'$$

 $V_{CC} = Pin 16(4)$ VEE = Pin 8 (12)

 $P_D = 360 \text{ mW typ/pkg (No Load)}$

 t pd = 2.2 ns typ (C_{in} to C_{out}) = 4.5 ns typ $(A_0 \text{ to } S_0 \text{ or } C_{out})$

The MC10180/MC10580 is a high speed, low power general-purpose adder/subtracter. Inputs for each adder are Carry-in, operand A, and operand B; outputs are Sum, $\overline{\text{Sum}}$, and Carry-out; The common Select inputs serve as a control line to invert A for subtract, and a control line to invert B.



P SUFFIX PLASTIC PACKAGE **CASE 648** MC10180 only



L SUFFIX CERAMIC PACKAGE **CASE 620**




F SUFFIX CERAMIC PACKAGE CASE 650 MC10580 only

TRUTH TABLE

FUNCTION		11	NPUTS	3		0	UTPU	TS
. 0.4011014	SelA	SelB	A0	во	Cin	S0	SO	Cout
ADD	н	н	L.	L	L	L	н	L
	H	н	L	L	н	н	L	L
	н	н	L.	н	L	н	L	L
	н	н	L	н	н	L	н	l H
	н	н	н	L	L	н	L	L
	н	н	н	L	н	l i	н	Н
	н	н	н	н	L	L	н	н
	н	н	н	н	н	н	ı	н
SUBTRACT	н	L	L	L	L	н	L	L
	н	L	L	L	н	L	н	н
	н	L	L	н	L.	ı.	н	L.
	н	L	L	н	н	н	L	L
	н	L	н	L	L	L	н	н
	н	Ł.	н	L	Н	н	L	н
	н	L	н	н	L	н	L	L
	н	L	н	9	н	L	Ħ	н
REVERSE	Ĺ.	I	ι	L	L	н	L	L
SUBTRACT	L.	н	L	L	н	L	н	н
	L	н	L	н	L	L	н	н
	L	н	L	н	н	н	L L	н
	L	н	н	L	L	L	н	L
	L	н	н	Ł	н	н	ι	L
	L	н	н	н	L.	н	L	L
	L	н	н	н	н	L	н	н
	L	L	L	L	L	L	н	н
	L.	L	L	L	н	н	L	н
	L	L	L	н	L	н	L	L
	L	L	L	н	H	L	н	н
	L	L	н	L.	L	н	L	L
	L	L	н	L	н	L	н	н
	L	L	н	н	L	L	н	L
	L	L	н	н [н	н	L	L

POSTIVE LOGIC DIAGRAM - 1/2 Of Circuit Shown



FUNCTION SELECT TABLE

SelA	SelB	Function
H	н	S - A plus B
Ħ	L	S = A minus B
L	I	S = B minus A
L	L	S = 0 minus A minus B

Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

MC10180/MC10580

ELECTRICAL CHARACTERISTICS

		-59	5°C	-30	o°C	+25°C		+85°C		C +125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		95	_	95	_	86	_	95	-	95	mAdc
Input Current	linH		375		350		220		220		220	μAdc
Pins 5,6,10,11 Pins 7,9		_	495	_	460	_	290	_	290	_	290	
Pins 4, 12		_	630	_	590	-	370	_	370	_	370	
Switching Times												ns
Propagation Delay Operand, Select Carry-in	^t pd	1.0 1.0	5.8 3.6	1.3 1.0	5.8 3.4	1.3 1.0	5.4 3.3	1.1 0.9	5.8 3.6	1.0	6.3 3.9	!
Rise Time, Fall Time (20% to 80%)	t+,t	1.0	4.0	1.0	3.8	1.1	3.7	1.1	3.9	1.0	4.3	ns

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10181/MC10581

4-BIT ARITHMETIC LOGIC UNIT and FUNCTION GENERATOR

/					POSITIVE	LOGIC
	Fu S3	nctio S2	n Sel S1	ect S0	Logic Functions M is High C = D.C. F	Arithmetic Operation M is Low C _n is low F
	l. L	L L	l	L	$F = \overline{A}$ $F = \overline{A} \cdot \overline{B}$	F = A plus 0 F = A plus (A ● B)
	L L	L L H	H H L	H L	$f = \overline{A} + B$ $f = Log_{mal} \cap 1 \cap I$ $f = \overline{A} \bullet \overline{B}$	$F = A \text{ plus } (A \bullet B)$ $F = A \text{ times } 2$ $F = (A + B) \text{ plus } 0$
	L	н	L	H	F = A • B F = B	$F = (A + B) \text{ plus } (A \bullet \overline{B})$ $F = A \text{ plus } B$
	L H	H L	H	H L	F = A • B F = Ā • B	F = A plus (A + B) $F = (A + \overline{B}) \text{ plus } 0$
	H	L L	Н	H L	F = A ⊕ B F = B	F = A minus B minus 1 $F = (A + \overline{B}) \text{ plus } (A \bullet B)$
	H H	E. H	H L L	H L H	$F = A + B$ $F = Logical "0"$ $F = A \bullet \overline{B}$	F = A plus (A + B) F = minus 1 (two's complement) F = (A • B) minus 1
-	н н	н	н н	L	F = A • B F = A	F = (A ● Bi minus 1 F = A minus 1

The MC10181/MC10581 is a high-speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four-bit words. Full internal carry is incorporated for ripple through operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S1 through S3) as indicated in the table of arithmetic/logic functions. Group carry propagate (P_G) and carry generate (G_G) are provided to allow fast operations on very long words using a second order look ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).

When used with the MC10179, full-carry look-ahead, as a second order look ahead block, the MC10181 provides high speed arithmetic operations on very long words.

 $P_D = 600 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 6.5 \text{ ns typ } (A1 \text{ to } F)$

= 3.1 ns typ (C_n to C_{n+4})

= 5.0 ns typ (A1 to P_G or C_{n+4})

= 4.5 ns typ (A1 to GG)





P SUFFIX PLASTIC PACKAGE **CASE 649** MC10181 only

L SUFFIX CERAMIC PACKAGE CERAMIC PACKAGE **CASE 623**

F SUFFIX CASE 652 MC10581 only

		-55°C		-30°C		+25°C		+85°C		+125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	_	160	_	159	_	145	_	159	_	160	mAdc
Input Current	linH											μAdc
Pins 9,11,19,20		-	415	-	390		245		245	_	245	
Pins 10,16,18,21		_	375	_	350		220	-	220		220	
Pins 13,23		_	340		320		200	_	200	-	220	
Pins 14,15,17			450		425	_	265		265	_	265	
Pin 22		-	495	_	460	-	290	-	290	-	290	

See following page for Switching Times.

^{-55°}C and +125°C test values apply to MC105xx devices only.


MC10181/MC10581

SWITCHING TIMES

					-30°C		+25°C		+85°C		5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Propagation Delay	t _{pd}											ns
C _n to C _{n+4}	·	1.0	5.1	1.0	l	1.1	5.0	1.1	5.4	0.9	5.1	
C _n to F		1.9	7.1	1.7	7.2	2.0	7.0	2.0	7.5	2.0	7.1	
A to F		2.9	10.1	2.6	10.4	3.0	10	3.0	10.8	l	10.2	
A to P _G		1.8	6.6	1.6	7.0	2.0	6.5	2.0	7.0	1.8	6.5	
A to G _G		1.9	7.1	1.1	7.4	2.0	7.0	1.3	7.7	2.0	7.1	
A to C _{n+4}		2.0	7.1	1.7	7.3	2.0	7.0	2.0	7.8	1.9	7.1	
B to F		2.9	11.1	2.7	11.3	1	11	3.0	11.9	1	11.2	
B to PG		1.8	7.6	1.6	1	2.0	7.5	2.0	8.0	1.6	7.6	
B to G _G		1.9	8.1	1.7	1	2.0	1	2.0	l .	2.0	8.1	
B to C _{n+4}		1.9	8.1	1.8	8.2	2.0	8.0	2.0	1	1.9	8.1	
M to F		2.8	10.3	2.4	10.3	3.0	10	3.0	10.8	2.8	10.2	
S to F		2.7	10.2	2.5	10.7	3.0	10	3.0	10.8	2.6	10.2	
S to P _G		1.9	8.1	1.7	8.3	2.0	8.0	2.0	8.4	1.8	8.1	
S to G _G		1.7	9.2	1.5	9.6	2.0	9.0	1.9	9.7	1.7	9.1	
S to C _{n+4}		1.9	9.1	1.6	9.3	2.0	9.0	2.0	9.9	1.8	9.1	
Rise Time, Fall Time (20% to 80%)	t+,t-	1					1					ns
C_n to C_{n+4}		0.9	3.1	1.0	3.2	1.0	3.0	1.0	3.2	8.0	1	
C _n to F		1.3	5.2	1.3	5.3	1.5	5.0	1.5	5.3	1.3	5.3	
A to F		1.3	5.2	1.3	5.4	1.5	5.0	1.5	5.3	1.3	5.2	
A to PG		0.9	3.5	0.8	3.7	1.1	3.5	1.1	3.8	1.0	3.6	
A to G _G		1.3	5.2	1.2	5.1	1.5	5.0	1.2	5.3	1.3	5.2	
A to C _{n+4}		0.9	3.0	1.0	3.1	1.0	3.0	1.0	3.2	0.9	3.1	İ
B to F		1.3	5.2	1.2	5.3	1.5	5.0	1.5	5.3	1.3	5.2	
B to PG		1.0	3.5	1.0	3.6	1.1	3.5	1.1	3.9	0.9	3.5	
B to GG		1.3	5.0	1.4	5.2	1.5	5.0	1.2	5.4	1.3	5.0	
B to C _{n+4}		0.9	3.0	0.9	3.1	1.0	3.0	1.0	3.2	0.9	3.0	
M to F		1.3	5.2	1.1	5.1	1.5	5.0	1.5	5.3	1.3	5.2	
S to F		1.3	5.2	1.0	5.4	1.5	5.0	1.5	5.4	1.3	1	
S to PG		1.0	5.1	0.8	5.1	1.1	5.0	1.1	5.2			
S to G _G		0.8	6.2	0.8	6.2	0.8	6.0	0.8	6.5	0.8		
S to C _{n+4}		1.0	5.1	0.9	5.3	1.1	5.0	1.0	5.2	1.0	5.1	

55°C and +125°C test values apply to MC105xx devices only.

MC10181/MC10581



V_{CC1} = Pin 1(7) V_{CC2} = Pin 24(6) V_{EE} = Pin 12(18)

Numbers at ends of terminals denote pin numbers for L and P packages.

Numbers in parenthesis denote pin numbers for F package.

MC10182/MC10582

2-BIT ARITHMETIC LOGIC UNIT and FUNCTION GENERATOR

		POSITIVE	E LOGIC
Functio	n Select	Logic Function M is High	Arithmetic Operation M is Low
S1	S0	F	F
L L H	L H L	F = A • B F = A • B	F = A plus B plus Carry F = A plus B plus Carry F = A plus B plus Carry
н	н	F = A + B	F = A times 2

 $P_D = 575 \text{ mW typ/pkg (No Load)}$

 t_{pd} = 7.5 ns typ (A or B to F or C_{n+2})

= 2.7 ns typ (C_n to C_{n+2} or F)

= $6.5 \text{ ns typ } (A \text{ to } P_G \text{ or } G_G)$



L SUFFIX
CERAMIC PACKAGE
CASE 620

The MC10182/MC10582 is a high-speed arithmetic logic unit capable of performing 4 logic operations and 4 arithmetic operations on two 2-bit words. Full internal carry is incorporated for arithmetic operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 and S1) as indicated in the tables of arithmetic/logic functions. Group carry propagate (P_G) and carry generate (G_G) are provided for a second order look ahead carry using the MC10179. The internal carry is enabled by applying a low level voltage to the mode control input (M).

The MC10182 provides an alternate to the MC10181 four-bit ALU for applications not requiring the extended functions of the MC10181 or for applications requiring a 16 pin package. The MC10182 also differs from the MC10181 in that Word A and Word B are treated equally for addition and subtraction (A plus B, A minus B, B minus A).




P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10182 only



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10582 only

		-55	5°C	- 30	oc	+ 25	5°C	+85	5°C	+ 12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	_	152		152	-	138	_	152	_	152	mAdc
Input Current	linH											μAdc
Pins 7,9,10		-	375		350	_	220	-	220	-	220	
Pins 5, 12			660	_	620	-	390	-	390	_	390	
Pins 6,11			495		460		290	-	290	-	290	
Pin 13		-	595		560	_	350		350		350	
Switching Times												ns
Propagation Delay	t _{pd}										1	
C_n to C_{n+2} or F		1.5	1	1	5.9	1	1	ı	6.2	i	i	
Mor S to F; A or B to Pg or Gg		2.3		1	10.5	1	1	2.4	į.		11.7	
A0 or B0 to F; A1 or B1 to F1		1	10.8	ł .	1	1	1	2.4	I	1	11.7	
A0, B0, or A1 to C _{n+2}		2.3	10.8	2.3	10.5	2.3	10	2.4	1	1	11.7	
B1 to C _{n+2}		2.8	13	2.8	12.6	2.8	12	2.9	13.2	2.9	14	
Rise Time, Fall Time	t+,t-	1.5	4.9	1.5	4.7	1.5	4.5	1.6	5.0	1.6	5.3	ns
(20% to 80%)						<u> </u>			<u> </u>		<u> </u>	L

55°C and +125°C test values apply to MC105xx devices only.



_																																-			
I	I	I	F1 F0 PG GG Cn+2	ر د	L L	J	ı	Ŧ	I I	I I	L H T	I	د	I L	I	I	I I	I.	I I	I	I I I	I I I	I I	I I	I I	r r r	I I	τ	I	I I I	I	I	I I	I I I I	I I
Ι	I	L	F1 F0 PG GG Cn+2	LH	د	ب د	ب	I J	L E	I I	I I						<u>ا</u> د	LHHLL	ı		L L H	ار ا	_ L L	r E	E L	I I	I I	HHHHH	I I	I	I	T	I	I I	I
I	7	I	F1 F0 PG GG Cn+2	٦	r T	I I	I I		I I	, H , I	L L H	I	I	I I	I I	I I	I I	I	I	7 H 7	H L H L L	I L	I I	L E	I I	I	L H			I	I I	L H C	I		
r			F1 F0 PG GG Cn+2	I I	_	H L	H L L	., н н	H		H L	I	L H H L	H	I I	Н	H	I I I	I	Ι	I I	LLLH	L L	Г Г	H H I	I I I	ннн	I I I	I I	I I	H H J	HHH	ī	I	I
	Ι	Ι	F1 F0 PG GG Cn+2	ı	LHHL			ر	I	L H L	H H L	רואווו	HHL	٦	H	H L H L	I	_	HHH	I	I I I	I I	I I	I	I I	L H	I I I I	н н н	I	I	I I	I I I	I I	_	I I
	Ι	٦	F1 F0 PG GG Cn+2	I I		ı	I I L	r I I	I	I L			ı	LLHLL	L H L	H L H L	HIIL	LHHL	H L L	I		I	I I	I I	I I I	I	нгнн н	ннгн	НН	L H L	ı	I	I I	ı	г г н н
7	_	Ι	F1 F0 PG GG Cn+2	I I	ر ر I	ī	I I	H H L	I	ب	r T	I	I I I	ı. I	I	ר ד ד		I	I I I	L I I L		_	I I	١	LHIL		د	HHLH	I I I	I	I	HLHL	I I	ī	LLLI
	7	٦	F1 F0 PG GG Cn+2	_	L H L	LHIL	H L L	L H L	H H T		I I L	H L H L	I I	I	I L	I	ורר	L H	L H H	I L		H L L	 	I L	H H		I I	L T	H H H H H	I	I I I	I I	I I	H	I I I I
Σ	Input S1	os	A181 A0 B0 Cm	ار ا	1 L L L H	רר	ر ر	רואור	LLHLH	I	IHHI	1 H L L	ī	LHLHL	r H H H	I	LHHL	LHIH	H H H H	HLLLL	H	ر ر	ا ا	د	HLHLH		ر	HHLLL	H H L	HHLH	I I I	HHHL	III	I	I I I I

These outputs are not normally used during logic operation.

4 X 2 MULTIPLIER

TRUTH TABLE

	Y 1	Y0	Y1	P	Α	В	С	Operation	Complementor
	L	L	L	н	L	L	L	Add Zero	Direct
	н	L	L	н	н	L	L	Add 1X	Direct
	L	н	L	н	н	L	L	Add 1X	Direct
	н	H	Ł	++	t.	н	t.	Add 2X	Direct
	L	L	н	н	L	н	н	Sub 2X	Invert
	н	L	н	н	н	L	н	Sub 1X	Invert
	L	н	н	н	14	L.	н	Sub 1X	Invert
	н	н	н	н	L	L	+1	Sub Zero	Invert
	L	L	L	L	L	ι	L	Sub Zero	Direct
	н	L	L.	L	н	L	н	Sub 1X	Invert
	L	н	L	L	н	L.	н	Sub 1X	Invert
	н	н	L	L	L.	н	н	Sub 2X	Invert
	L	L	н	L	L	н	L	Add 2X	Direct
	н	L	н	L	н	L	L	Add 1X	Direct
	L	н	н	L	н	L	L	Add 1X	Direct
ì	н	н	н	t.	L	L	н	Add Zero	Invert

Y-1, Y0, Y1 K0, K1, K2, K3 \bar{c}_{n}

М

S0, S1, S2, S3, S4, S5 Product Output \overline{c}_{n+4}

X-1, X0, X1, X2, X3 Multiplicand Inputs Multiplier Inputs Constant Inputs Carry Input Polarity Control Mode Control Carry Output

L SUFFIX CERAMIC PACKAGE **CASE 623**

The MC10183 is a 4 imes 2 bit multiplier that can multiply 2's complement numbers producing a 2's complement product without correction. The device can be used as a 4 X 2 bit multiplier cell to build larger iterative arrays.

The part performs the function defined as F = XY + K, where K is an input field used to add partial products in an array or to add a constant to the least significant part of the array product. The algorithm used is a modified Booth's algorithm or multiplier coding technique. The device consists of a shift network and an adder/subtracter in which 0, 1 times X, or 2 times X is either added or subtracted to input constant K. The Y inputs control multiplication as shown in the Truth Table.


The most significant digit in a word carries a negative weight allowing 2's complement numbers of various lengths to be multiplied. An M-bit by N-bit multiplication produces an M + N bit product.

The P polarity input allows multiplication in either positive logic ($\overline{P} = high$) or negative logic $(\overline{P} = low)$ representation. Also, mode control M inverts \overline{C}_n when high and passes \overline{C}_n directly when left low.

> $P_D = 760 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 50 \text{ ns typ } (8 \times 8 \text{ bit product})$ t + , t = 3.5 ns typ (20% - 80%)

		-3	0°C	+2!	5°C	+8!	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	201		183		201	mAdc
Input Current	linH							μAdc
Pins 8,9,11,14,15,16,20		_	350	_	220	_	220	
Pins 17,18,19		-	320	_	200		220	
Pins 5,6,7,10,13			390		245	-	245	
Switching Times								ns
Propagation Delay	tpd							
C _n to C _{n+4}		1.0	5.3	1.0	5.0	1.0	5.5	
C_n to S; X to C_{n+4}		1.8	8.4	1.8	8.0	1.8	8.8	
K or X to S; \overline{C}_n to S4,S5		2.5	11	2.5	10.5	2.5	11.5	
K to C _{n+4}		1.6	7.3	1.6	7.0	1.6	7.7	
Y to S or C _{n+4}		3.2	14.1	3.2	13.5	3.2	14.8	
Rise Time, Fall Time	t+,t-	1.0	6.3	1.0	6.0	1.0	6.6	ns
(20% to 80%)								

POSITIVE LOGIC DIAGRAM



MC10183 APPLICATIONS INFORMATION

where

X = 4 bit multiplicand

Y = 2-bit multiplier

K = 4-bit constant

The addition of the constant allows the device to be used in an iterative array of parts for larger words. The algorithm for multiplication is:

yi−1	Υį	Yi+1	Operation
0	0	0	add zero
1	0	0	add multiplicand
0	1	0	add multiplicand
1	1	0	add 2 times multi-
			plicand
0	0	1	sub 2 times multi-
			plicand
1	0	1	sub multiplicand
0	1	1	sub multiplicand
1	1	1	sub zero

DEVICE OPERATION

The device consists of three main sections; a decoder, a shifter, and a high speed look-ahead carry adder/subtractor.

1. The decoder uses the Y inputs to generate the control signals for the shifter and the adder/subtractor. Also, the polarity control \overline{P} is used to allow operation in either positive or negative logic. Referring to the logic diagram, the control signals are:

$$\begin{array}{l} A = Y_{-1} \ \bigoplus \ Y_0 \ (1 \ times \ multiplicand) \\ B = Y_{-1}Y_0\overline{Y}_1 + \overline{Y}_{-1}\overline{Y}_0Y_1 \\ (2 \ times \ multiplicand) \\ \overline{C} = \overline{PY}_1 + \overline{Y}_{-1}\overline{Y}_0\overline{Y}_1 + PY_1(\overline{Y}_{-1} + \overline{Y}_0) \\ (add/subtract) \end{array}$$

The \overline{P} input is tied to a high logic level or ground for positive logic operation.

2. The shift network is a multiplexer that ripples through number X (1 times multiplicand), shifts number X by one bit (2 times multiplicand), or sets the output to zero. The network is controlled by decoder functions A and B which are generated in accordance with the multiply algorithm.

3. The adder/subtractor follows the shift network which performs the actual multiplication. The adder/subtractor produces the sum or difference of the newly formed partial product and the accumulated partial product (constant K). Subtraction is accomplished by inverting the shifted product and doing a two's complement addition. The carry in of the least significant bit must be a logic one during subtraction.

The two most significant bits of the product are used for sign detection and overflow for a two's complement multiply. These outputs are used only as the two most significant bits of the accumulated product at each addition level within a multiplier array.

Overflow can occur either as the result of 2 times the multiplicand, and/or of an addition or subtraction. To show all possible conditions (including overflow), the most significant bit (S5) must carry a negative binary weight. To show this for a 4 \times 2 bit multiply plus constant, consider the following addition:

$$X'_4 \cdot X'_3 X'_2 X'_1 X'_0$$
 shifter outputs
+ K3 · K3 K2 K1 K0 constant

The shift network produces 5 product bits (maximum value of 2 times multiplicand) and a 4-bit constant is added to the least signficant end of the product. The K3 bit is repeated to hold the proper binary weight. Because S5 has a negative weight all possible combinations are represented properly.

If no overflow occurs S4 = S5, and S4 can be used as a sign bit. Under overflow conditions S4 \neq S5, and overflow can be detected by EXCLUSIVE-ORing S4 and S5.

USAGE RULES

The MC10183 can be used in larger arrays to produce a two's complement product of 2 two's complement numbers. The following rules apply:

1. For an M-bit by N-bit multiplier, an (M+N)-bit product is formed. The number of MC10183's equals (M*N)/8. As an example, an 8×8 bit (Figure 1) array requires $(8\times8)/8=8$ packages.

2. The MC10183 can be used directly for both positive logic and negative logic representations. The \overline{P} input can be tied to ground or to a high logic level for positive logic operation, or left at a low logic level for negative logic operation.

3. The M mode control input is used to invert \overline{C}_n when placed at a high logic level or ground, or passes \overline{C}_n directly when left as a low logic level. When \overline{C}_n is driven from \overline{C}_{n+4} of a preceding device, M control is left in a low logic state. When \overline{C}_n is the least significant input carry bit for a level of addition within an array, \overline{C}_n is tied to Y_1 of the same device, and the M input is placed at a high logic level. Y_1 controls when subtraction occurs, and carry in must be equal to a logic one during subtraction.




FIGURE 1 — 8-BIT imes 8-BIT 2's COMPLEMENT MULTIPLIER

8 × 4 BIT EXAMPLE

Figure 2 shows 4 MC10183's in an 8 X 4 bit array. A 12-bit two's complement product is produced from a 4-bit multiplier and an 8-bit multiplicand. The array is used for positive logic representation, and all P inputs are tied to ground. At the first level of multiplication, the X₋₁ and Y₋₁ inputs are left open (logic "0") because the initial condition is treated as an add operation. The K inputs are used to add the accumulated partial product at each level of the array. If the initial partial product is zero, the least significant K inputs are left at a zero logic state (CONSTANT inputs in the figure). However, these inputs can also be used to add a constant to the least significant end of the product.

When the MC10183 is expanded to longer numbers, the carry out (\overline{C}_{n+4}) of a device must be rippled to the carry in (\overline{C}_n) of the next most significant device at the same level of multiplication. The least significant device must have the carry input equal to zero for an add and equal to one for a subtraction. In observing the multiplication algorithm y_{i+1} is always equal to 1 for a subtraction, and the carry input can be tied to Y_1 . However, the M mode input must be tied to ground for this device to invert the carry input (\overline{C}_n) because the input requires a complemented signal.

The S4 and S5 outputs are used only at the most significant part of the array. These two sum outputs only have meaning as the two most significant bits of a two's complement number.

OTHER ARRAYS

The normal parallelogram structure consists of several stages, each multiplying two bits of multiplier times the multiplicand and adds the partial product. In larger arrays, faster configurations can be made by moving some multiplier blocks while maintaining the relative weight of each partial product. The typical times possible for various N-bit X N-bit arrays are:

Number	Total	
of	Multiply	Package
Bits	Time (ns)	Count
8	43	8
12	67	18
16	90	32

The times do not include wiring delays.

Because of the versatility of the MC10183, many other types of arrays can also be built. Faster arrays using additional adders, pipeline techniques, one's complement and magnitude multipliers, and truncated product multipliers can all be built.


Multiplicand

-XS X6 X5 X4 X3 X2 X1 X0 CONSTANT INPUTS = 0 K3 K2 K1 K0 X3 X2 X1 X0 X-1 K3 K2 K1 K0 X3 X2 X1 X0 X-Y . 1 **-** 0 Yo Υ0 MC10183 MC10183 · Y0 C_{n+4} Υ1 . Y 1 S₅ S₄ S₃ S₂ S₁ S₀ C_n S_5 S4 S3 S2 S1 S0 K3 K2 K1 K0 X3 X2 X1 X0 X-1 Multiplier $K_3 K_2 K_1 K_0 X_3 X_2 X_1 X_0 X_2$ Y-1 Υn MC10183 Yη MC10183 C_{n+4} Υ1 S₅ S₄ S₃ S₂ S₁ S₀ C_n S4 S3 S2 S1 S0 S_5 Product $-Z_s$ Z_{10} Z_9 Z_8 Z_7 Z_6

FIGURE 2 - 8-BIT BY 4-BIT 2's COMPLEMENT MULTIPLIER

MC10186/MC10586

HEX D MASTER-SLAVE FLIP-FLOP WITH RESET



MC10186/MC10586

ELECTRICAL CHARACTERISTICS


0.00		-5!	5°C	-3	o°c	+ 2!	5°C	+8!	5°C	+ 12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1E		121		121	_	110		121		121	mAdc
Input Current Pins 5, 6, 7, 10, 11, 12	linH		375		350		220		220		220	μAdc
Pin 9 Pin 1			525 975		495 920		310 575		310	1	310 575	
Switching Times				1.0								ns
Propagation Delay Rise Time, Fall Time (20% to 80%)	t+, t~	1.6	4.9	1.6	4.6	1.6	4.5	1.6	5.0 4.4	1.6	5.3 4.7	ns
Setup Time	t _{set}	2.5	-	2.5	-	2.5		2.5		2.5		ns
Hold Time	^t hold	1.5		1.5		1.5		1.5	_	1.5		ns
Toggle Frequency	f _{Tog}	125		125	_	125		125		125		MHz

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10188

HEX BUFFER WITH ENABLE

ADVANCE INFORMATION




		-3	0°C		+25°C	,	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	¹E	_	46		34	42	-	46	mAdc
Input Current	linH		425			265		265	μAdc
Pins 5, 6, 7, 10, 11, 12 Pin 9			425 460	-	_	290	_	290	
Switching Times									ns
Propagation Delay Data (B)	t _{pd}	_	_		2.0	_	_	-	
Enable (A)		-	_	-	2.5	-			
Rise Time, Fall Time (20% to 80%)	t ⁺ ,t ⁻	_	_	_	2.0	_		-	ns

This is advance information and specifications are subject to change without notice.

MC10189

HEX INVERTER WITH ENABLE



The MC10189 provides a high-speed Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low state. When Enable is in the high state all outputs are low. Each input is connected to $V_{\mbox{\footnotesize{EE}}}$ through a 50 k Ω resistor which eliminates the need to tie unused inputs low. Typical propagation times from inputs to outputs are 2.0 ns and from Enable to outputs are 2.5 ns.



P SUFFIX
PLASTIC PACKAGE
CASE 648



L SUFFIX
CERAMIC PACKAGE
CASE 620

V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8


 $P_D = 200 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.0 \text{ ns typ (B-Q)}$ = 2.5 ns typ (A-Q)

TR	UTH	TABLE
Inp	uts	Output
Α	В	a
L	L	Н
L	Ι	L
Η	L	Ĺ
Н	Н	L

		-3	0°C	+ 25	o°C	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		44		40	_	44	mAdc
Input Current	linH							
Pins 5, 6, 7, 10, 11, 12			425	_	265	_	265	
Pin 9			890		555		555	
Switching Times								ns
Propagation Delay	t _{pd}							
Data (B)	·	1.0	3.3	1.0	2.9	1.0	3.3	
Enable (A)		1.1	3.9	1.1	3.5	1.1	3.9	
Rise Time, Fall Time (20% to 80%)	t ⁺ ,t ⁻	1.1	3.7	1.1	3.3	1.1	3.7	ns


MC10190/MC10590

QUAD MST-TO-MECL10,000 TRANSLATOR



Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



NOTE: All power supply and logic levels are shown shifted 2 volts positive.

ELECTRICAL CHARACTERISTICS

					F	EST VOLTA	TEST VOI TAGE VALUES	9				
@ Test						>)	(Volts)					
Temperature	VIHmax	VILmin	VIHAmin	VIHAmin VILAmax	*MHI/	VILM*	*HH'√	VILH*	VIHL*	VILL*	*SSV	VEE
	MC10190											
−30 ₀ C	-0.890	-1.890	-1.205	-1.500	+0.374	-0.523	+0.186	-0.850	- 1.486	-2.53	+1.25	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	+0.440	-0.490	+0.186	-0.850	-1.486	-2.53	+1.25	-5.2
ე ₀ 48+	-0.700	-1.825	-1.035	-1.440	+0.548	-0.454	+0.186	-0.850	-1.486	-2.53	+1.25	-5.2
	MC10590											
−22°C	-0.880	-1.920	-1.255	-1.510	+0.344	-0.538	+0.186	-0.850	-1.486	-2.53	+1.25	-5.2
+25°C	-0.780	-1.850	-1.105	-1.475	+0.440	-0.490	+0.186	-0.850	-1.486	-2.53	+1.25	-5.2
+125°C	-0.630	-1.820	-1.000	-1.400	+0.620	-0.430	+0.186	-0.850	-1.486	-2.53	+1.25	-52.
										-		-

		- 5	-55°C	- 30	-30°C	+25°C	၁	+85°C	₀ 0	+12	+125°C		
Characteristic	Symbol	Min	Max	Z.	Max	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain	JE .	1	57	1	57		52	1	57	-	57	mAdc	Vin = VIH may (Pins 4, 6, 10, 12)
Current	၁၁၊	1	27	1	27	1	27		27	-	27	mAdc	V _{1L} min (Pins 5, 7, 11, 13).
Input Current	Huil	1	80	-	0/	1	45	1	45	-	45	μAdc	Vin = VIH max to P.U.T., VIL min
													to the other input of that gate. Test one input at a time.
Reverse Leakage	CBO	ı	1.5	ı	73	1	1.0	-	0.1	1	1.0	μAdc	V _{in} = VEE to P.U.T., one input
													at a time.
Output Logic Levels (Translator)													Translator (Pin 9 = V_{SS} = +1.25
Common Mode	но _{>}								-			Vdc	the gate under test and VIHM to
Rejection Test (Beceiver)													the other input of that gate.
MC10190		ı		-1.060	-0.890	-1.060 -0.890 -0.960 -0.810 -0.890 -0.700	-0.810	-0.890	-0.700	ı	1		Receiver (Pin 9 = VCC = Ground):
MC10590		-1.080	-1.080 -0.880	1	1	-0.930 -0.780	-0.780	200	1	-0.825 -0.630	-0.630		of each gate under test and Vivin
MC10190	VOL	ı		-1.890	-1.675	-1.890 -1.675 -1.850 -1.650 -1.825 -1.615	-1.650	-1.825	-1.615		1	Vdc	or VIII, respectively, to the other
MC10590		-1.920	-1.920 -1.655	1	ı	-1.850 -1.620	-1.620	1	1	-1.820 -1.545	-1.545		input of that gate.
Switching Times Propagation Delay	tpd	1.0	4.0	1.0	3.9	1.0	3.7	1.0	4.1	1.0	4.3	SU	See switching times test circuit and waveforms.
Rise Time,	-t 't	1.1	4.6	1.7	4.5	1.5	4.3	-	4.7	1-1	5.0	SU	20% to 80%
rall lime													

VSS = IBM Supply Voltage. Unless otherwise specified, Pin 9 = VSS = +1.25 Vdc.


VIHM = Input logic "1" for IBM levels.
VILM = Input logic "0" for IBM levels.
VIHH = Input logic "1" level shifted positive for common mode rejection tests.

VILH = Input logic "0" level shifted positive for common mode rejection tests. VIHL = Input logic "1" level shifted negative for common mode rejection tests. VILL = Input logic "0" level shifted negative for common mode rejection tests.

-55 $^{
m O}$ C and +125 $^{
m O}$ C test values apply to MC105xx devices only.

MC10191/MC10591

HEX MECL 10,000 TO MST TRANSLATOR



The MC10191/MC10591 is a hex MECL 10,000 to IBM MST type logic translator. A common enable (active low) is provided for gating. Open emitter outputs are provided to permit direct transmission line driving.

The MC10191/MC10591 is useful for interfacing to both MST-II and MST-IV systems.

Data	Enable	Output
L	L	L
L	Н	L
н	L	Н
н	Н	L

 V_{CC1} = Pin 1(5) = +1.25 Vdc V_{CC2} = Pin 16(4) = Gnd V_{EE} = Pin 8(12) = -5.2 Vdc

 $P_D = 145 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.2 \text{ ns typ (Data to Output)}$ $\cdot = 3.3 \text{ ns typ (Enable to Output)}$



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10191 only



L SUFFIX CERAMIC PACKAGE CASE 620




F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10591 only

Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

And the second s		- 55	5°C	- 30	o°c	+ 25	5°C	+ 85	5°C	+ 12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1E		39		39	~	35		39	-	39	mAdc
	¹cc		23		23	-	23		23		23	mAdc
Input Current Pins 5,6,7,10,11,12 Pin 9	LioH	-	415 450		390 425		245 265		245 2 6 5		245 265	μAdc
	link	0.5	-	0.5		0.5		0.3	n-	0.3		μAdc
Logic "1" Output Voltage	∨он	+0.111	+0.344	+0 156	+0.374	+0.255	+0.440	+0.327	+0.548	+0.375	+0.620	Vdc
Logic "0" Output Voltage	VOL	-0.538	-0.333	-0.523	-0.323	-0.490	-0.290	-0.454	-0.254	-0.430	-0.230	Vdc
Logic "1" Threshold Voltage	VOHA	+0.091		+0.136		+0.235		+0.307		+0.355		Vdc
Logic "O" Threshold Voltage	VOLA		-0.318	-	-0.303		-0.270		-0.234	-	-0.210	Vdc
Switching Times Propagation Delay Data Enable	^t pd	1.0	3.7 4.9	1.0	3.6 4.7	1.0	3.4 4.5	1.0 1.0	3.7 5.0	1.0 1.0	4.0 5.3	ns
Rise Time, Fall Time (20% to 80%)	1+.1	1.1	4.6	1.1	4.5	1.1	4.3	1.1	4.7	1.1	5.0	ns

55°C and +125°C test values apply to MC105xx devices only.


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



50-ohm termination to ground located in each scope channel input.

MC10194/MC10594

DUAL SIMULTANEOUS BUS TRANSCEIVER




The MC10194/MC10594 is a dual line driver/receiver which is capable of transmitting and receiving full duplex digital signals on a high speed bus line. Because of the current source line driver, two independent messages may be transmitted on one line at the same time.

The MC10194/MC10594 is designed to work with a wide range of line impedances by connecting a resistor equal to one half the line impedance between the $\rm R_{E1}$ and $\rm R_{E2}$ inputs and $\rm V_{EE}$. Each driver in the circuit will drive lines down to 75 ohms or the two drivers may be operated in parallel for lines down to 37 ohms. The data inputs and data outputs are standard MECL 10,000 logic levels.

TRUTH TABLE


outs	Outpo	
D _{in 2}	Bus	Dout
L	∨Bus0	н
L	∨ _{BusH}	н
Н	∨ _{BusH}	н
Н	∨ _{BusH}	Н
L	V _{BusH}	L
L	∨ _{BusL}	L
н	VBusL	L
Н	VBusL	L
	L H H L	Din 2 Bus L VBus0 L VBusH H VBusH L VBusH L VBusH L VBusH L VBusH H VBusL H VBusL

DC TEST CONFIGURATION




DC LOGIC LEVEL DESCRIPTION

The bus terminal (pin 7 or 11) can be at any one of three possible levels V_{BusO}, V_{BusH}, or V_{BusL} depending upon the combination of inputs applied. The MECL inputs (pins 3 and 4 or 13 and 14) cause the bus terminal to switch between two levels, $V_{\mbox{\footnotesize BusO}}$ and $V_{\mbox{\footnotesize BusH}}$ when the external current source (ICS) is off, and $V_{\mbox{\footnotesize BusH}}$ and $V_{\mbox{\footnotesize BusL}}$ when the external current source is on. The bus output threshold voltage levels caused by applying an input threshold voltage V_{ILA} or V_{IHA} at a data input are also translated depending upon the state of I_{CS}. These threshold levels are VBusOA and $V_{\mathsf{BusHA}+}$ respectively when I_{CS} is off, and V_{BusHA-} and V_{BusLA} respectively when ICS is on. These relative voltage levels are shown in the figure on the right.



MC10194/MC10594







L SUFFIX
CERAMIC PACKAGE
CASE 620



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10594 Only

TEST VOLTAGE/CURRENT VALUES

		1 23	II VOLIA	IGE/COM	TENI VA	LUES
	@ Test		(mAdc)		(Vol	ts)
Tem	perature	I _{CS1}	ICS0A	ICS1A	VCL	V _{CH}
	-30°C	-21.1	6.35	14.50	-1.508	0
1C10194	+25°C	-22.6	6.80	15.27	-1.618	0
	+85°C	-24.2	7.27	16.35	-1.738	0
	-55	-21.1	6.35	14.50	-1.458	0
1C10594	±25	-22.6	6.80	15.27	-1.618	0
	+125	-24.2	7.27	16.35	-1.818	0

ELECTRICAL CHARACTERISTICS

		5	5°C	-3	0°C	+2	5°C	+8	5°C	+ 1:	25°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	¹ E		107		107		97		107		107	mAde	Inputs open See DC Test Configuration and Logic Level Description
Input Current Data Inputs Bus Terminals	[‡] inH		565 45		525 40		330 25		330 25		330 25	дAde	VIHMAX to Data Inputs VCH to Bus terminals, Data inputs open
Input Leakage Current Bus Terminals	Int		35		32		20		20		20	μAde	VCL to Bus terminals, Data inputs open
Bus Driver Zero Voltage Level	V _{Bus0}	10	•10	-10	• 10	-10	-10	10	• 10	-10	- 10	mV de	ICS off, Data inputs open or VII
Bris Driver High Voltage Level	V _{B-rsH}	-0 890	0 690	-0 915	-0 /15	-0 970	0.770	1 030	-0 830	-1 070	-0 870	Vdc	ICS off, V _{IHMAX} to Data Inputs Or ICS on, Data inputs open or V _H
Bus Driver Low Voltage Level	V _{Bust}	-1 658	1 458	1 708	1.508	1.818	-1 618	-1 938	1 738	2 018	-1818	Vete	I _{CS} on, V _{IHMAX} to Data Inputs
Bus Oriver Zero Threshold Voltage Level	V _{Bus} 0A	30		30		-30		- 30		-30		mVdc	ICS off, VILAMAX to Data inputs (one at a time)
Bus Driver High Threshold Voltage Level	VBusHA.①		-0 670		-0.695	-0 990	-0 750	-1.050	-0.810	1.090	-0 850	Vdc	ICS off, V _{1HAMIN} to Data inputs (one at a time).
	VBusha 🗵	-0.910	-0.670	-0 935	-0.695	-0 990	0 750	- 1.050	-0.810	- 1.090	-0 850	Vide	ICS on, VILAMAX to Data inputs (one at a time).
Bus Driver Low Threshold Voltage Level	V _{BusL} A		-1.438		-1.488		-1.598		1.718		-1.798	Vdc	ICS on, VIHA MIN to Data inputs (one at a time)
Switching Times Propagation Delay Data to Bus Bus to Data Out	[†] pd	1.0	3.2 4.6	1.0	3 1 4.5	1.0	2 9 4 3	10	3 2 4.7	1.0	3 4 5 0	ns	50% to 50%. See Switching Time Test Circuit and Waveforms
Rise Time, Fall Time Data Outputs Bus Outputs	t+, t-	1.0	4.5 3.6	1.1	4.4 3.5	1 1	4.2	1.1	4.6	1.0	4.9	ns	20% to 80%

 $[\]textcircled{1} \ V_{BusHA}, \ \text{denotes the upper output threshold level with } V_{IHAmin} \ \text{applied and the external current source, } I_{CS} \ \text{off.}$


Definitions


VCL Low bias voltage for testing bus driver input loading
VCH High bias voltage for testing bus driver input loading
ICS1 External current source input to the bus driver

ICC1A Upper threshold level of external current source input to the bus driver ICC0A Cover threshold level of external current source input to the bus driver.

VBusHA- denotes the lower output threshold level with VILAmax applied and the external current source, I_{CS} on

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C





NOTE: All power supply and logic levels are shown shifted 2 volts positive.

The MC10194/MC10594 Dual Simultaneous Bus Driver/Receiver is designed for high speed data transfer over multi-port bus lines. Full duplex data transmission can improve system performance by increasing message density and overcoming the requirement to wait two line propagation delay times between messages.

Figure 1 illustrates two types of system operation. One mode of operation is with two drivers on the bus line at locations X and Z. Any input to D_{in} X is seen at D_{out} Z one line propagation delay later. Similarly, any input to D_{in} Z is transmitted to D_{out} X. Each driver inhibits the data being sent on the bus from appearing at its receiver output, so full duplex signal transmission is possible. In addition, current source drivers allow two messages to pass on the same line so there are no timing restrictions between sending messages.

A second type of system operation is with a multi-terminal bus as illustrated in Figure 1 by points X, Y, and Z. In this mode, any one terminal can transmit data and all other points will receive the message. Alternately, any two terminals can simultaneously exchange data, but the other receivers will not see valid data.

The MC10194 uses current source line driving and is designed to operate with a load to V_{CC} (normally ground). This load is usually the line termination resistors at each end of the line as shown in Figure 2. In addition, to match the driver to a given impedance line, an external resistor equal to one-half the line termination resistor value is connected between the $R_{\rm F}$ out-

put and V_{EE} . When the circuit is used with a multi-terminal bus, each driver must have the resistor between R_E and V_{EE} , but the termination resistors are required only at each end of the bus line.

Each MC10194 driver in a package is capable of driving 75-ohm lines. Higher impedance lines may be used with no loss of performance if the line is properly matched with R_E. If it is desirable to drive 50-ohm lines, both drivers in a package should be operated in parallel with each having 50-ohm resistors at R_E and the driver outputs both connected to the 50-ohm bus line.

To allow very high data rates, the rise and fall times on the bus line are quite fast (typically 1.0 ns). With full duplex operation, it is possible to get a crosstalk pulse of several hundred mV at a receiver output. A 10-20 pF capacitor connected between each driver output and VEE will slow down the rise and fall times, greatly reduce any crosswalk pulse, and still give good system performance.

The adjustable current source drive feature of the MC10194 makes this circuit a useful output driver for many applications. For example, it is possible to drive the 50-ohm to ground load required by many interface systems. This driver will sink the 14 to 18 mA required to meet the AEC Committee specification for Nuclear Instrument Modules. The MC10114 MECL Line Receiver makes a good interface receiver for the MC10194 driver in these applications.

FIGURE 1 - MC10194/MC10594 SYSTEM OPERATION






FIGURE 2 - BUS LINE INTERFACE



MC10195/MC10595

HEX INVERTER/BUFFER




		-5!	5°C	-30	o°c	+ 25	5°C	+ 8!	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1E	3	54		54		49	_	54	-	54	mAdc
Input Current	linH											μAdc
Pins 5,6,7,10,11,12			450		425	-	265		265	-	265	
Pin 9			495		460		290		290		290	
Switching Times												ns
Propagation Delay	tpd											
Data (B)	·	1.0	4.3	1.1	4.2	1.1	4.0	1.1	4.4	1.0	4.7	
Enable (A)		1.0	5.4	1.1	5.2	1.1	5.0	1.1	5.4	1.0	5.9	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	4.9	1,1	4.7	1.1	4.5	1.1	5.0	1.0	5.3	ns

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10197/MC10597

HEX AND GATE




		-5	5°C	-30	o°c	+ 25	5°C	+8	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	54	_	54	_	49	-	54	_	54	mAdc
Input Current	linH											μAdc
Pins 5,6,7,10,11,12		-	450	_	425	-	265	-	265	-	265	
Pin 9		_	495		460		290		290	_	290	
Switching Times												ns
Propagation Delay	t _{pd}											
Data (B)		1.0	4.3	1.1	4.2	1.1	4.0	1.1	4.4	1.0	4.7	
Enable (A)		1.0	5.4	1.1	5.3	1.1	5.0	1.1	5.5	1.0	5.9	
Rise Time, Fall Time	t+,t-	1.0	4.9	1.1	4.7	1.1	4.5	1.1	5.0	1.0	5.3	ns
(20% to 80%)												

^{-55°}C and +125°C test values apply to MC105xx devices only.

MC10198

MONOSTABLE MULTIVIBRATOR



The MC10198 is a retriggerable monostable multivibrator. Two enable inputs permit triggering on any combination of positive or negative edges as shown in the accompanying table. The trigger input is buffered by Schmitt triggers making it insensitive to input rise and fall times.

The pulse width is controlled by an external capacitor and resistor. The resistor sets a current which is the linear discharge rate of the capacitor. Also, the pulse width can be controlled by an external current source or voltage (see applications information).

For high-speed response with minimum delay, a hi-speed input is also provided. This input bypasses the internal Schmitt triggers and the output responds within 2 nanoseconds typically.

Output logic and threshold levels are standard MECL 10,000. Test conditions are per Table 2. Each "Precondition" referred to in Table 2 is per the sequence of Table 1.

TRUTH TABLE

INF	PUT	OUTPUT
Ēpos	Ē _{Neg}	
L	L	Triggers on both positive & negative input slopes
L	н	Triggers on positive input slope
н	L	Triggers on negative input slope
Н	н	Trigger is disabled



L SUFFIX CERAMIC PACKAGE CASE 620



P SUFFIX
PLASTIC PACKAGE
CASE 648

 P_D = 415 mW typ/pkg (No Load) t_{pd} = 4.0 ns typ Trigger Input to Q 2.0 ns typ Hi-Speed Input to Q


Min Timing Pulse Width	PWQmin	10 ns typ①
Max Timing Pulse Width	PWQmax	>10 ns typ2
Min Trigger Pulse Width	PWT	2.0 ns typ
Min Hi Speed Trigger Pulse Width	PWHS	3.0 ns typ
Enable Setup Time	^t set	1.0 ns typ
Enable Hold Time	^t hold	1.0 ns typ

- 1) $C_{Ext} = 0$ (Pin 4 open), $R_{Ext} = 0$ (Pin 6 to V_{EE})
- 2. $C_{Ext} = 10 \,\mu\text{F}, R_{Ext} = 2.7 \,\text{k}\Omega$

ELECTRICAL CHARACTERISTICS


		-3	0°C	+ 2	5°C	+8!	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	110	_	100	_	110	mAdc
Input Current	linH							μAdc
Pin 5, 10			415	-	260	-	260	
Pin 13			350	-	220	_	220	
Pin 15		_	560	-	350		350	
Switching Times								ns
Propagation Delay	t _{pd}							
Trigger	,	2.5	6.5	2.5	5.5	2.5	6.5	
Hi-Speed		1.5	3.2	1.5	2.8	1.5	3.2	
Rise Time, Fall Time (20% to 80%)	t+,t—	1.5	4.0	1.5	3.5	1.5	4.0	ns

TABLE 1 - PRECONDITION SEQUENCE



- 1. At t = 0 a.) Apply V_{IHmax} to Pin 5 and 10.
 - b.) Apply V_{ILmin} to Pin 15.
 - c.) Ground Pin 4.
- 2. At $t \ge 10$ ns a.) Open Pin 1.
 - b.) Apply -3.0 Vdc to Pin 4. Hold these conditions for ≥ 10 ns.
- 3. Return Pin 4 to Ground and perform test as indicated in Table 2.


TABLE 2 — CONDITIONS FOR TESTING OUTPUT LEVELS (See Table 1 for Precondition Sequence)




Pins 1, 16 = $\rm V_{CC}$ = Ground Pins 6, 8 = $\rm V_{EE}$ = -5.2 Vdc Outputs loaded 50 Ω to -2.0 Vdc

			Pin Con	ditions	
Test	P.U.T.	5	10	13	15
Precondit	ion				
Voн	2			VIL min	
Voн	3			P1	
Precondit	ion				
VOL	3			VIL min	
VOL	2			P1	
Precondit	ion				
VOHA	2				V _{ILA max}
VOHA	3				V _{IHA min}
Precondit	ion				.,,,,
Vона	2			V _{IL min}	
VOHA	3			P3	
Precondit	ion				
VOHA	2			P2	
VOHA	3			P3	
Precondit	_				
VOHA	2		V _{IH max}	P2	
VOHA	3		V _{IH max}	P3	
Precondit	•		*IH max	-	
V _{OHA}	2		V _{IH} max	P1	
VOHA	3		V _{IH} max	P1	
Precondit			*IH max		
VOHA	2		VIHA min	P1	
VOHA	3		VILA max		
Precondit	-		· ILA max		
VOLA	3				VILA max
VOLA	2				V _{IHA min}
Precondit	_				· Ina min
VOLA	2			V _{I L min}	
VOLA	3			V _{IL min}	
Precondit			:	. 1 [111111	
VOLA	3		:	P2	
VOLA	2			P3	
Precondit	ion			-	
VOLA	3		VIH max	P2	
VOLA	2		V _{IH max}	P3	
Precondit			i i i i i i a x	-	
VOLA	3	VIHA min	VIH max	P1	
VOLA	2		VIH max	P1	
Precondit		ILA IIIax	iii iiiax		
VOLA	3	VIH may	VIHA min	P1	
VOLA	2		VILA max	P1	
·ULA		III IIIax	ILA IIIax		

SWITCHING TIME WAVEFORMS





CIRCUIT OPERATION

1. PULSE WIDTH TIMING-The pulse width is determined by the external resistor and capacitor. The MC10198 also has an internal resistor (nominally 284 ohms) that can be used in series with RExt. Pin 7, the external pulse width control, is a constant voltage node (-3.60 V nominally). A resistance connected in series from this node to VFF sets a constant timing current IT. This current determines the discharge rate of the capacitor:

$$I_T = C_{Ext} \frac{\Delta V}{\Delta T}$$

where

 $\Delta T = pulse width$

 $\Delta V = 1.9 V$ change in capacitor voltage

Then:

$$\Delta T = C_{Ext} \frac{1.9 \text{ V}}{I_T}$$

If RExt + Rint are in series to VEE:

$$I_T = [(-3.60 \text{ V}) - (-5.2 \text{ V})] \div [R_{Ext} + 284 \Omega]$$

 $I_T = 1.6 \text{ V}/(R_{Ext} + 284)$

The timing equation becomes:

$$\Delta T = [(C_{Ext})(1.9 \text{ V})] \div [1.6 \text{ V}/(R_{Ext} + 284)]$$
$$\Delta T = C_{Ext}(R_{Ext} + 284) \cdot 1.19$$

where $\Delta T = Sec$


 $R_{Ext} = Ohms$ $C_{Ext} = Farads$

Figure 2 shows typical curves for pulse width versus C_{Ext} and R_{Ext} (total resistance includes R_{Int}). Any low leakage capacitor can be used and RExt can vary from 0 to 16 k ohms. Note that for capacitance less than 20 to 30 pF, actual pulse width tends to be longer than values calculated by the timing equation.

2. TRIGGERING—The $\bar{\mathsf{E}}_{\mathsf{Pos}}$ and $\bar{\mathsf{E}}_{\mathsf{Neg}}$ inputs control the trigger input. The MC10198 can be programmed to trigger on the positive edge, negative edge, or both. Also, the trigger input can be totally disabled. The truth table is shown on the first page of the data sheet.


The device is totally retriggerable. However, as duty cycle approaches 100%, pulse width jitter can occur due to the recovery time of the circuit. Recovery time is basically dependent on capacitance C_{Ext}. Figure 3 shows typical recovery time versus capacitance at $I_T = 5$ mA.

FIGURE 1 -



MC10198

FIGURE 2 — TIMING PULSE WIDTH versus C_{Ext} and R_{Ext}



3. HI-SPEED INPUT — This input is used for stretching very narrow pulses with minimum delay between the output pulse and the trigger pulse. The trigger input should be disabled when using the high-speed input. The MC10198 triggers on the rising edge using this input, and input pulse width should be narrow, typically less than 10 nanoseconds.

USAGE RULES

- Capacitor lead lengths should be kept very short to minimize ringing due to fast recovery rise times
- 2. The \overline{E} inputs should *not* be tied to ground to establish a high logic level. A resistor divider or diode can be used to establish a -0.7 to -0.9 voltage level.
- 3. For optimum pulse width stability versus temperature and power supply variation, a nominal timing current of approximately 0.5 mA is used. Figures 4 and 5 show typical voltage change at Pin 7 for power supply and temperature variation. Figure 6 shows typical pulse width versus temperature and power supply variation.
- 4. Pulse Width modulation can be attained with the EXTERNAL PULSE WIDTH CONTROL. The timing current can be altered to vary the pulse width. Two schemes are:
- (a) The internal resistor is not used. A dependent current source is used to set the timing current as shown in Figure 7. A graph of pulse width versus timing current ($C_{Ext} = 13 \text{ pF}$) is shown in Figure 8.
- (b) A control voltage can also be used to vary the pulse width using an additional resistor (Figure 9). The current (I $_T$ + I $_C$) is set by the voltage drop across $R_{|\Pi t}$ + R_{Ext} . The control current I $_C$ modifies I $_T$ and alters the pulse width. Current I $_C$ should never force I $_T$ to zero. R_C typically 1 k Ω .
- 5. The MC10198 can be made non-retriggerable. The Q output is fed back to disable the trigger input during the triggered state (Figure 10). The example shows a positive triggered configuration, a similar configuration can be made for negative triggering.

FIGURE 3 — RECOVERY TIME versus C_{Ext} @ I_T = 5 mA




FIGURE 4 – TYPICAL VOLTAGE AT PIN 7
(EXTERNAL PULSE WIDTH CONTROL)

SUPPLY VOLTAGE V_{EE} @ I_T = 0.5 mA, TEMPERATURE = 25°C





FIGURE 5 – TYPICAL VOLTAGE AT PIN 7
(EXTERNAL PULSE WIDTH CONTROL)

Versus

TEMPERATURE @ I_T = 0.5 mA, V_{EE} = -5.20 VOLTS



MC10198

TEMPERATURE AND SUPPLY VOLTAGE

64

63

62

VEE = -4.68 V

-5.20 V

-5.72 V

R_T = 3.0 kΩ

TEMPERATURE (°C)

FIGURE 6 - PULSE WIDTH versus

FIGURE 7




FIGURE 8 - PULSE WIDTH

R_T = 3.0 kΩ -C_T = 13 pF I_T = 0.5 mA




FIGURE 9





FIGURE 10




MC10210/MC10610

HIGH-SPEED DUAL 3-INPUT 3-OUTPUT OR GATE

MC10211/MC10611

HIGH-SPEED DUAL 3-INPUT 3-OUTPUT NOR GATE




		-55°C		-30°C		+25°C		+85°C		+125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	¹E	_	42	_	42	_	38	_	42	-	42	mAdc
Input Current	linH	-	700		650	_	410	_	410	_	410	μAdc
Switching Times Propagation Delay	t _{pd}	1.0	2.9	1.0	2.6	1.0	2.5	1.0	2.8	1.0	3.0	ns
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	2.9	1.0	2.6	1.0	2.5	1.0	2.8	1.0	3.0	ns

^{-55°}C and +125°C test values apply to MC106×× devices only.

MC10212/MC10612

HIGH-SPEED DUAL 3-INPUT 3-OUTPUT OR/NOR GATE




		-5!	−55 ⁰ C		-30°C		+25°C		+85°C		5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1E	-	42	_	42	_	38	-	42	_	42	mAdc
Input Current	linH	-	700	_	650	_	410	_	410		410	μAdc
Switching Times												ns
Propagation Delay	t _{pd}	1.0	2.9	1.0	2.6	1.0	2.5	1.0	2.8	1.0	3.0	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	2.9	1.0	2.6	1.0	2.5	1.0	2.8	1.0	3.0	ns

^{-55°}C and +125°C test values apply to MC106×x devices only.

MC10216/MC10616

HIGH-SPEED TRIPLE LINE RECEIVER



 $V_{CC1} = Pin 1(5)$ $V_{CC2} = Pin 16(4)$ $V_{EE} = Pin 8(12)$ The MC10216/MC10616 is a high speed triple differential amplifier designed for use in sensing differential signals over long lines. The bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10216 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} (pin 11) to prevent upsetting the current source bias network.

 $P_D = 100 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 1.8 \text{ ns typ (Single ended)}$

= 1.5 ns typ (Differential)



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10216 only



L SUFFIX
CERAMIC PACKAGE
CASE 620



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10616 only

Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.


One input from each gate must be tied to VBB during testing.

		_55°C _30°C +25°C				+85	oC.	+12				
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		28		27		25		27		28	mAdc
Input Current	¹ inH	Labor	195	_	180		115		115		115	μAdc
	ІСВО	-	1.5	_	1.5	-	1.0		1.0		1.0	μAdc
Reference Voltage	V _{BB}	-1.440	-1.320	-1.420	-1.280	-1.350	-1.230	-1.295	-1.150	-1.240	-1.120	Vdc
Switching Times												ns
Propagation Delay	t _{pd}	1.0	2.7	1.0	2.6	1.0	2.5	1.0	2.8	1.0	2.9	
Rise Time, Fall Time	t+,t-	1.0	2.7	1.0	2.6	1.0	2.5	1.0	2.8	1.0	2.9	ns
(20% to 80%)												

^{-55°}C and +125°C test values apply to MC106xx devices only.

MC10231/MC10631

HIGH-SPEED DUAL TYPE D MASTER-SLAVE FLIP-FLOP



		-5	-55°C		oc	+25	5°C	+8!	5°C	+12	5oC	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	72	_	72	_	6 5	_	72	_	72	mAdc
Input Current	linH											μAdc
Pins 6,7,10,11		-	375		350	-	220	_	220	-	220	
Pin 9		_	495	-	460	_	290	-	290	-	290	
Pins 4,5,12,13			700	_	650		410		410		410	
Switching Times												ns
Propagation Delay	t _{pd}				İ							
Clock	•	1.3	3.7	1.5	3.4	1.5	3.3	1.6	3.7	1.2	3.9	
Set, Reset		1.0	3.7	1.1	3.4	1.1	3.3	1.2	3.7	1.0	3.9	
Rise Time, Fall Time (20% to 80%)	t+,t-	1.0	3.4	0.9	3.3	1.0	3.1	1.0	3.6	1.0	3.6	ns
Setup Time	t _{set}	1.5	_	1.5	-	1.0	-	1.5	-	1.5	-	ns
Hold Time	^t hold	0.9	_	0.9	_	0.75	_	0.9		0.9	-	ns
Toggle Frequency	^f Tog	200	-	200	-	200	_	200	-	200	_	MHz


^{-55°}C and +125°C test values apply to MC106xx devices only.

MC10287/MC10687

HIGH-SPEED 2 x 1 BIT ARRAY MULTIPLIER BLOCK

The MC10287/MC10687 is a dual high speed iterative multiplier. It is designed for use as an array multiplier block. Each device is a modified full adder/subtractor that forms a single-bit binary product at each operand input of the adder. Internal carry lookahead is employed for high speed operation.

An addition or subtraction is selected by mode controls (M0, M1). The mode controls are buffered such that they can be grounded or taken to a standard high logic level to accomplish subtraction. When left open or taken to a low logic level, M0 and M1 cause addition.



FUNCTIONAL TRUTH TABLE

M1	мо	ь1	ь1′	a1	a1′	ьс	ь	7 aO	aO	cc	sc	51	C2	Ī
14	3	13	12	11	10	4	5	6	7	9	2	1	15	Word
н	Н	н	н	н	н	н	н	н	н	Н	н	н	н	0
Н	Н	Н	н	Н	н	Н	Н	Н	Н	L	L	L	L	1
H	н	Н	н	H	н	Н	Н	L	L	H	L	L	L	3
н	н	н	н	н	н	Ľ	Ĺ	Н	н	H	1	Н	Н	4
Н	Н	н	н	н	н	L	L	н	н	L	Н	н	н	5
н	н	н	Н	Н	н	L	L	L	L	н	Н	Н	н	6
H	Н	H	Н	H	H	H	L	L	L	H	L	L	L	7 8
Н	н	н	н	L	L	н	Н	Н	Н	"	L	L	L	9
н	н	Н	н	L	L	н	Н	L	L	н	L	Н	L	10
н	Н	Н	Н	L	L	H	Н	L	L	L	Н	Н	L	11
Н	Н	H	Н	L	L	L	L	Н	Н	H	L	L	L	12 13
н	н	н	н	L	L	L	L	L	L	Н	н	L	L	14
н	Н	н	Н	L	L	L	L	L	L	L	L	Н	L	15
н	Н	L	L	Н	н	Н	Н	Н	Н	н	н	L	Н	16
Н	H	L	L	Н	H	Н	н	H	Н	L	L	H	Н	17
н	н	L	L	н	н	н	н	L	L	L	Н	н	Н	18 19
н	н	L	L	н	н	L.	L	Н	Н	н	ί.	L	н	20
н	Н	L	L	н	н	L	L	н	н	L	н	L	н	21
н	Н	L	L	H	H	L	L	L	L	Н	Н	L	Н	22
н	Н	L	L	L.	L	Н	H	H	L H	L	L	H	н	23 24
н	н	L	L	L	L	Н	Н	н	Н	L	L	L	Ł.	25
н	Н	L	L	L	L	Н	Н	Ł	L	Н	L.	L	L	26
H	Н	L	L	L	L	Н	Н	L	L	L	Н	L	L	27
Н	Н	L	L L	L	L	L	L	Н	н	H L	L	H	H	28 29
Ŧ	н	L	L	L	L	L	L	L.	L	Н	н	H	++	30
н	н	L	L.	L	L	L	L.	ι.	L	Ł	L	L	L	31
н	L	Н	Н	Н	H	Н	H	H	Н	H	F t	н	H	32
н	L	н	Н	H	H	H	Н	H	H	L	L	Н	Н	33 34
н	L	Н	н	Н	н	н	Н	L.	L	L	Н	L		35
н	L	н	Н	н	н	L	L	Н	н	Н	L	н	Н	36
Н	L	н	Н	Н	н	L	L	Н	н	L	Н	L	L	37
н	L	H		H H	H	L	L	L L	L	Н	H	L L	L L	38 39
Н	L	Н		L	L	Н	Н	Н	H	н	Н	L.	L.	40
н	Ĺ	н		L	L	Н	н	н	н	L	L	L	L	41
Н	L.	Н		L	L	Н	Н	L	L	н	L.	L	L	42
H	L	H H		L	L	Н	Н	H	L H	L	Н	Н	L	43
Н		Н		L.		L	L	Н	Н	H	H	H	L	45
н		Н		L.	L	L	L	L	L	Н	Н	Н	L	46
н	L	Н		L	L	L	L	L	L	L	L	Н	L	47
H	L	L L		H H	H	H	Н	H H	H	H	H	L L	H H	48 49
Н	_	L		н	н	н	Н	 L		Н	L	L	Н	50
н	L	L		Н	Н	Н	Н	L			Н	Н	Н	51
н	L	L	L	Н	н	L	L	Н	н	н	L	L	н	52
Н	-	L			Н	L	L	Н	н	L	Н	Н	Н	53
Н	_				-	L	L	L .	L	H	н_	н	н	54
н	L	L				L H	L H	Н	H	H	L H	H	H H	55 56
н	L	L			- 1	н	н	н	н	L	L	н	н	5.7
Н	-				- 1	Н	Н	L	L	н	L	Н	Н	58
Н.	-+				\rightarrow	н_	Н	L	L 	L	Н.	L 		59
					- 1	L L	L L	H H	H	H	L H	H L	H	60 61
						L	L	L		н	Н	L	-	62
н	L	L	L I	-	L	L	L.	L	L	L	L	L	L	63
	-				-	Н	Н	H	н	н	Н	Н	Н	64
					- 1	H H	н н	Н	- 1	н	L L	L	H	65
	- 1				- 1	H H	H H	L L		L	H	L	н	66 67
					\perp									

	M1	MO	ь1	b1'	a1	a1′	ьо			-0	100	Icc			1
\vdash	14	3	13	12	11	10	4	ь0° 5	a U 6	a0′	9	2) S	1 C2 15	+ ,,,,,,,
-	L	Н	Н	H	н	Н	L		Н		н	+-	1		Word
	L	Н	Н	Н	Н	Н	L	L	н	н	L	L	н	н	68 69
	L	н	н	н	н	н	L	L	L	L	Н	н	н	н	70
	L	н	н	н	Н	н	L	L	L	L	L	L	L	н	71
	L	н	н	Н	L	L	н	Н	H	Н	н	Н	L	н	72
	Ļ	н	н	н	L	L	н	Н	Н	н	L	L	Н	L	73
	L	Н	Н	H	L	L	Н	Н	L	L	Н	L	Н	L	74
	L	Н	H	н	L. L	L	Н	Н	L H	L. H	L	Н	Н	L	75
	L	Н	н	Н	L	L L	L	L	H	Н	H	L	L	н	76
-	L	н	н	H	L	L	L	L	L	l.	н	н	L	Н	78
	L	н	Н	н	L.	L	L	L	L	L.	L	L	Н	L	79
	L	н	L	L	Н	н	н	н	Н	Н	н	н	L	н	80
	L	Н	L	L	Н	н	н	Н	Н	Н	L	L	Н	L	81
_	L	Н	L	L	н	н	н	H	L	L	Н	L	Н	L	82
1	L.	Н	L.	L	Н	н	Н	н	L	t.	L	н	Н	L	83
	L	H H	L	L	H	Н	L.	L	Н	н	н	L	L	Н	84
	L L	н	L	L L	Н	H	L L	L L	H L	H	L H	н	L	H	85 86
	L	н	L	L	н	н	L	L	L.	L	L.	L	Н	L	87
	L	Н	L	L	L	L	Н	Н	Н	н	Н	Н	н	L	88
1	L	н	L	L	L	L	н	н	Н	н	L	L	L	. L	89
	L	н	L	L.	Ļ.	L	Н	Н	L	L	н	L	L	L	90
1	L	н	L	L	L	L	H	Н	L	L	L	Н	L	L	91
_	L	H	l	Ĺ	L.	L.	L	Ĺ.	+4	Н	Н	Ł.	H	L	92
1	L	H	L	L.	Ĺ.	L	L	L	Н	н	L	Н	Н	L	93
İ	L	H	L L	L	L	L	L. L	L.	L	-	H	Н	Н	Ł	94
	L		H	H	H	Н	H	L H	L	L	H	L H	L H	L H	95 96
	Ĺ	i	H	H	н	H	H	Н	Н	н		L	н	н	97
1-	L	L	H	H	11	11	H	++	t.	L.	н	1.	Н	H	98
	L	L	H	H	Н	н	H	Н	ŧ.	L.	L	Н	L	н	99
	l	t.	H	Н	Н	H	L	L.	H	H	H	t.	H	11	100
	L	L.	Н	H	H	11	t	L.	H	н	L	H	L	F1	101
_	L.	L	H	F1	++	++	L	1	Ĺ.	t.	н	H	L.	Н	102
	L.	L	Еŧ	Н	H	н	l.	L.	L	L.	L	L.	L	Н	103
1	L		H	H H	L L	L	F-1	H	H	Н	H	Н	L	Н	104
	L	L	H	FF	Ł.	L	r s F f	H H	L	H	L H	L	L L	H	105 106
	Ĺ	t.	14	Н	L	L	Н	H	Ĺ	L	L	Н	Н	L	107
t	L	L	Н	Н	L.	L.	L.	L	Н	н	н	L	į	н	108
l	L	L	Н	Н	L	L	L	L	н	н	L.	н	Н	L	109
ļ	L.	L	Н	Н	L.		L	L	L	L	Н	Н	Н	L	110
Ì	L.	-	H	H	L		L.	L	L	L	L	L	H	L	111
<u> </u>		_	Ļ		H			Н	Н	H	н	H	L	н	112
		L	L.		H H			H H	H	H	L	L	L	H	1113
		L.	t. L		H	- 1		Н	L.	L		L H	H	L	114
		L						t.	Н	н	н	L	L	н	116
L	L.	L.	L	Ĺ.	H	Н	L	L	Н	н	L	н	Н	L	117
		L	L	-		- 1	L	L	L	L	н	н	н	Ĺ.	118
		- 1		_					L	L	L	L	Н	L	119
		L				- 1		H	H H	H H	-	H	Н	L	120 121
		- 1				- 1			L.		Н	L	H	L	121
					Table and Television	-			L	L		Н	L	L	123
		- 1				- 1			H	H	- 1	L	Н	L	123
ĺ						- 1			Н	н		Н	L	L	125
		- 1				- 1			L	L		H	L.	L	126
		+		L	١.			L	L	t	L	L	L	L	127
										L		L	Н	L	128
		- 1				- 1					- 1	L	Н	_	129
		- 1									- 1	L L	H	L	130 131
		- 1				- 1				- 1		Н	L	L	132
		_										Н	L.	L.	133
		- 1								- 1	- 1		L	_	134
		- 1								- 1	- 1		L	L	135



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10287 only



L SUFFIX
CERAMIC PACKAGE
CASE 620



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10687 only

Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

ELECTRICAL CHARACTERISTICS

			5°C	_	o°c	l	o _C		5°C		5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	İΕ		106	-	106	_	96	_	106		106	mAdc
Input Current	linH											μAdc
Pins 3,14		-	340		320	-	200		200	-	200	
Pins 4,5,12,13		-	375	-	350	-	220	-	220	-	220	
Pins 6, 7, 10, 11	1		450	_	425	-	265	-	265	-	265	
Pin 9		_	700		650		410		410	_	410	
Switching Times												ns
Propagation Delay	tpd											
C0 to S0,C2		1.1	4.0	1.1	3.6	1.1	3.4	1.1	3.7	1.1	4.2	
C0 to S1		1.1	4.9	1.1	4.7	1.1	4.5	1.1	4.7	1.1	4.9	
a0,a0',b0,b0' to S0,C2		1.1	5.0	1.1	4.9	1.1	4.7	1.1	5.2	1.1	7.0	
a0,a0',b0,b0' to S1		2.0	6.2	1.4	6.1	1.4	5.8	1.4	6.4	2.0	6.6	
a1,a1',b1,b1' to S1,C2		1.1	4.7	1.1	4.7	1.1	4.5	1.1	4.8	1.5	5.2	
M0 to S1; M1 to C2	İ	3.0	14	3.0	13	3.0	12.5	3.0	13.5	3.0	14.5	
M0 to C2		2.5	14	2.5	13	3.0	12.5	2.5	13.5	2.5	14.5	
Rise Time, Fall Time	t+,t-	1.1	3.4	1.1	3.3	1.1	3.1	1.1	3.4	1.1	3.6	ns
(20% to 80%)												

^{-55°}C and +125°C test values apply to MC106×× devices only.

APPLICATION INFORMATION

The MC10287/687 is a stand alone fully iterative dual multiplier cell. It is intended for use in parallel multiplier arrays where maximum speed is desired. Each cell is a modified gated adder/subtractor individually controlled by a mode select line. Internal carry lookahead (also called anticipated carry) is used to minimize sum and carry out delay times.

The mode controls are specifically buffered such that they can be grounded. Normally, MECL 10,000 device inputs should not be placed at ground to establish a high logic level. However, M0 and M1 can be used at ground potential for ease of layout in large arrays.

An array multiplier is defined as a multi-input, multioutput combinational logic circuit that forms the product of two binary numbers. Binary multiplication can be treated in two categories, that is, simple magnitude multiplication and 4-quadrant multiplication (requiring both positive and negative numbers).

MAGNITUDE BINARY MULTIPLICATION

Magnitude multiplication consists of the product of two binary numbers in which all digits are number bits (no sign bit). Magnitude representation then includes only positive numbers.

Thus, for a 4-bit number X the representation is:

$$X = x_3 x_2 x_1 x_0$$

A 4-bit by 4-bit product becomes:

$$Z = X \bullet Y = (x_3 x_2 x_1 x_0) \bullet (y_3 y_2 y_1 y_0)$$

The product consists of the sum of the single-bit products formed by this expression. The standard "parallelo-

gram" matrix of the single-bit products (or summands) can be written:

The MC10287 is used in an array summing the single-bit products to form the final result. It is observed that the arithmetic product of binary digits \mathbf{x}_j and \mathbf{y}_i is also the logical product $(\mathbf{x}_j$ times $\mathbf{y}_i = \mathbf{x}_j$ AND \mathbf{y}_i . The AND function on the operand inputs of the MC10287 forms the single-bit products of the matrix directly and sums them internally. For magnitude binary multiplication, the MC10287 functions as a dual full adder (M0, M1 are both low).

The partial product array can be summed using a number of different techniques. The fastest technique is some form of matrix reduction scheme that prevents carry propagation until the final level of summation. Several of these schemes are discussed in detail in Reference 1.

As an example, if the matrix is rearranged and written in a different form:

TABLE 1 - TYPICAL MULTIPLY TIME FOR AN n-BIT BY n-BIT BINARY MAGNITUDE ARRAY MULTIPLIER

FIGURE 1 - 4-BIT BY 4-BIT MAGNITUDE ARRAY MULTIPLIER

Number of Bits	Total Multiply Time (ns)	Package Count		×1Y3	2 *0	×2 ⁹ 0 ×1	Y1 ×1 YO	×0 ⁰ 0
4	14	6	1	<u> </u>		**	<u> </u>	!
8	25	28		(+) ← 0	(+)-	0 (+)-	0 (+)-	o
12	39	66		\sim	\sim	$\rightarrow \sim$	\sim	
16	44	120	×3¥2	/	/ ×1¥2	/	/	
	27	*3 ***********************************	×273 + + - 25	x3V1	*370	x0V2	21	20

The summation of the partial products for this configuration is shown in Figure 1. The number of MC10287's for an n-bit by n-bit array is n(n-1)/2. Note also that the least significant product bit $(z_0 = x_0y_0)$ is formed by an individual AND gate (negative logic).

Table 1 gives package count and typical multiplication times for n-bit by n-bit magnitude multiplier arrays. The multiply times do not include wiring delays, and the package count does not include the gate for the least significant product bit.

FOUR-QUADRANT MULTIPLICATION

Sign-magnitude and 2's complement representations are commonly used for 4-quadrant multiplication. For sign-magnitude representation, the binary word consists of a sign bit and magnitude bits which indicate the absolute value of the number. For a 4-bit example:

$$X = x_s \times_2 \times_1 \times_0$$

For $X \bullet Y = Z$

$$Z = X \bullet Y = (x_s \times_2 \times_1 \times_0) \bullet (y_s y_2 y_1 y_0)$$

An array multiplier for this representation consists of an (n-1)-bit by (n-1)-bit magnitude multiplier that produces the product of the magnitude bits of X and Y and of logic that produces the proper product sign bit $(z_s = x_s \oplus y_s)$.

2's complement representation also includes a sign bit which is a negative bit. That is:

$$X = -x_3 \times_2 x_1 \times_0$$


where x3 is the sign bit. The product of two 4-bit 2's complement numbers becomes:

$$Z = X \bullet Y = (-x_3 x_2 x_1 x_0) \bullet (-y_3 y_2 y_1 y_0)$$

The matrix for this expression is:

The product is the sum of this array of single-bit products. However, notice that several summands are negative quantities. Therefore, they can not be simply added as is the magnitude binary multiplier. The subtraction capability of the MC10287 is utilized when considering these negative quantities.

A standard full adder is symbolized as:



in which all inputs are positive quantities. If one input is negative (such as B), the outputs C_{out} and S must be coded such that they can represent the 4 possible output conditions. If B can be a negative one or zero, the net output can then be:

net output =
$$\begin{cases} -1 \\ 0 \\ +1 \\ +2 \end{cases}$$


If C_{Out} , whose weight is twice that of S, is assigned a positive value and S is a negative value, the above values can be represented:

where:


$$0 = 0 - 0$$

$$+2 = 2 - 0$$

If the truth table is written and logic equations generated, the result is a subtractor. That is, a subtractor used in place of a full adder produces the proper outputs. The symbol for the subtractor is:



Also, if the input variables are multiplied by -1, the outputs also are multiplied by -1. Thus, the following devices are equivalent:



A basic adder/subtractor can then handle all the varying situations that appear in the multiplication matrix.

If the 2's complement matrix is rearranged:

				-x0\3				
			-×1y3	-x3x0	×290	×170	×040	
		-x2y3	-×3y1	×2Y1	×171	×091		
	x3y3	-x3y2	×2У2	×172	×092			
-z7	z6	2 5	Z 4	z3	z2	Z 1	z ₀	

The adder/subtractor array for this configuration is shown in Figure 2. Care must be taken to insure that the proper mode of operation (add or subtract) appears at each summing node as a function of the positive and negative weighted inputs.

The summand matrix can be altered different ways to speed up the multiplier array. Reference 2 discusses the algorithm used with the MC10287 in detail. Also, the techniques of Reference 1 also apply to 2's complement arrays using the MC10287.

Table 2 gives typical multiply times for 2's complement arrays for n-bit by n-bit multipliers.

TABLE 2 — TYPICAL MULTIPLY TIME FOR AN n-BIT BY n-BIT 2's COMPLEMENT ARRAY MULTIPLIER

Number of Bits	Total Multiply Time (ns)	Package Count
4	14	6
8	25	28
12	39	66
16	44	120

IMPROVED SWITCHING DELAYS

The specified ac switching delays are given for output loading of 50 Ω to -2 volts. With lower output current, propagation delays will be improved and decreased multiply times can result. For output loading of 1 k Ω to VEE, the following delays are typical.


Input	Output	Delay (ns
CO	C2	1.7
a0	C2	2.8
a0	S0	2.7
b 0	S0	3.1
a0	S1	3.9
b 0	S1	4.4
MO	S1	8.5

REFERENCE AND ACKNOWLEDGEMENT

The techniques for implementing the MC10287 in multiplier arrays resulted from work done originally at M.I.T. Lincoln Laboratories. Also, applications information presented here developed in part from personal correspondence with P. Blankenship of Lincoln Labs. The following references are useful in developing multipliers using the MC10287:

- A. Habibi and P.A. Wintz, "Fast Multipliers," *IEEE Trans. Computers* (Short Notes), Vol. C-19, Feb. 1970, pp. 153-157.
- S.D. Pezaris, "A 40-ns 17-Bit by 17-Bit Array Multiplier", IEEE Trans. Computers, Vol. C-20, Number 4, April, 1971, pp. 442-447.

FIGURE 2 - 4-BIT BY 4-BIT 2's COMPLEMENT ARRAY MULTIPLIER



MCM10139/MCM10539


32 x 8-BIT PROGRAMMABLE READ-ONLY MEMORY



L SUFFIX
CERAMIC PACKAGE
CASE 620




F SUFFIX
CERAMIC PACKAGE
CASE 650



The MCM10139/10539 is a 256-bit field programmable read only memory (PROM). Prior to programming, all stored bits are at logic 0 (low) levels. The logic state of each bit can then be changed by on-chip programming circuitry. The memory has a single negative logic chip enable. When the chip is disabled ($\hat{CS} = \text{high}$), all outputs are forced to a logic 0 (low).

- Typical Address Access Time = 15 ns
- Typical Chip Select Access Time = 10 ns
- 50 k Ω Input Pulldown Resistors on all inputs
- Power Dissipation (520 mW typ @ 25°C)
 Decreases with Increasing Temperature

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

		-59	5°C	-0°C		+25°C		+ 75	5°C	+ 125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1 _{EE}	I -	160	_	150	_	145	-	140		160	mAdc
Input Current High	linH	_	450	_	265	_	265	-	265		2 6 5	μAdc
Logic "0" Output Voltage MCM10139 MCM10539	VOL	- -2.060	- -1.655		- 1. 66 5	-1.990 -1.990	-1.650 -1.620		-1.625 -	- -1.960	- -1.545	Vdc

SWITCHING CHARACTERISTICS (Note 1)

		MCM10139	MCM10539	
Characteristic	Symbol	$(V_{EE} = -5.2 \text{ Vdc } \pm 5\%;$ $T_{A} = 0^{\circ}\text{C to } +75^{\circ}\text{C})$	$(V_{EE} = -5.2 \text{ Vdc } \pm 5 \%;$ $T_A = -55^{\circ}\text{C to } + 125^{\circ}\text{C})$	Conditions
Chip Select Access Time Chip Select Recovery Time Address Access Time	tACS tRCS tAA	15 ns Max 15 ns Max 20 ns Max	*	Measured from 50% of input to 50% of output. See Note 2
Rise and Fall Time	t _r , t _f	3.0 ns Typ	*	Measured between 20% and 80% points.
Input Capacitance Output Capacitance	C _{in} C _{out}	5.0 pF Max 8.0 pF Max	•	Measured with a pulse technique.

NOTES: 1. Test circuit characteristics: $R_T = 50 \ \Omega$, MCM10139, $100 \ \Omega$, MCM10539, $C_L \leqslant 5.0 \ pF$ including jig and stray capacitance.

- For Capacitance Loading ≤50 pF, delay should be derated by 30 ps/pF.
- 2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- 3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

^{*}To be determined; contact your Motorola representative for up to date information.

RECOMMENDED PROGRAMMING PROCEDURE*

The MCM10139 is shipped with all bits at logical "0" (low). To write logical "1s", proceed as follows.

MANUAL (See Figure 1)

Step 1 Connect VEE (Pin 8) to -5.2 V and VCC (Pin 16) to 0.0 V. Address the word to be programmed by applying -1.2 to -0.6 volts for a logic "1" and -5.2 to -4.2 volts for a logic "0" to the appropriate address inputs.

- Step 2 Raise V_{CC} (Pin 16) to +6.8 volts.
- Step 3 After V_{CC} has stabilized at +6.8 volts (including any ringing which may be present on the V_{CC} line), apply a current pulse of 2.5 mA to the output pin corresponding to the bit to be programmed to a logic "1".
- Step 4 Return V_{CC} to 0.0 Volts.

CAUTION

To prevent excessive chip temperature rise, V_{CC} should not be allowed to remain at +6.8 volts for more than 1 second.

- Step 5 Verify that the selected bit has programmed by connecting a 460 Ω resistor to -5.2 volts and measuring the voltage at the output pin. If a logic "1" is not detected at the output, the procedure should be repeated once. During verification V $_{IH}$ should be -1.0 to -0.6 volts.
- Step 6 If verification is positive, proceed to the next bit to be programmed.

AUTOMATIC (See Figure 2)

- Step 1 Connect VEE (Pin 8) to -5.2 volts and VCC (Pin 16) to 0.0 volts. Apply the proper address data and raise VCC (Pin 16) to +6.8 volts.
- Step 2 After a minimum delay of 100 μs and a maximum delay of 1.0 ms, apply a 2.5 mA current pulse to the first bit to be programmed (0.1 \leq PW \leq 1 ms).
- Step 3 Repeat Step 2 for each bit of the selected word specified as a logic "1". (Program only one bit at a time. The delay between output programming pulses should be equal to or less than 1.0 ms.)
- Step 4 After all the desired bits of the selected word have been programmed, change address data and repeat Steps 2 and 3.
- **NOTE:** If all the maximum times listed above are maintained, the entire memory will program in less than 1 second. Therefore, it would be permissible for V_{CC} to remain at +6.8 volts during the entire programming time.
- Step 5 After stepping through all address words, return V_{CC} to 0.0 volts and verify that each bit has programmed. If one or more bits have not programmed, repeat the entire procedure once. During verification V_{IH} should be -1.0 to -0.6 volts.

*NOTE: For devices that program incorrectly—return serialized units with individual truth tables. Noncompliance voids warranty.

PROGRAMMING SPECIFICATIONS

			Limits			
Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Power Supply Voltage	VEE	-5.46	-5.2	-4.94	Vdc	
To Program	VCCP	+6.04	+6.8	+ 7.56	Vdc	
To Verify	Vccv	0	0	0	Vdc	
Programming Supply Current	ICCP		200	600	mA	V _{CC} = +6.8 Vdc
Address Voltage	V _{IH} Program	-1.2	-	-0.6	Vdc	
Logical "1"	V _{IH} Verify	- 1.0		- 0.6	Vdc	
Logical "0"	VIL	- 5.2		-4.2	Vdc	
Maximum Time at VCC = VCCP		***	-	1.0	sec	
Output Programming Current	IOP	2.0	2.5	3.0	mAdc	
Output Program Pulse Width	tp	0.5		1.0	ms	
Output Pulse Rise Time	an ,		-	10	μs	
Programming Pulse Delay (1)						
Following V _{CC} change	td	0.1	-	1.0	ms	
Between Output Pulses	t _d 1	0.01	-	1.0	ms	

NOTE 1. Maximum is specified to minimize the amount of time $V_{\hbox{\scriptsize CC}}$ is at +6.8 volts.




+6.8 V 0.0 V + 15 V Program O -0.8 V (Momentary) Address Test "1" Point "0" 460 Ω -O I Outputs VEE -5.2 V CE 8 Open 7.5 k (All Outputs) V_{EE} -5.2 V VEE -5.2 ∨ ∨_{EE} -5.2 ∨

FIGURE 1 -- MANUAL PROGRAMMING CIRCUIT



FIGURE 2 - AUTOMATIC PROGRAMMING CIRCUIT



8 X 2 MULTIPORT REGISTER FILE (RAM)

8 x 2 MULTIPORT REGISTER FILE (RAM)

The MCM10143 is an 8 word by 2 bit multiport register file (RAM) capable of reading two locations and writing one location simultaneously. Two sets of eight latches are used for data storage in this LSI circuit.

WRITE


The word to be written is selected by addresses A_0-A_2 . Each bit of the word has a separate write enable to allow more flexibility in system design. A write occurs on the positive transition of the clock. Data is enabled by having the write enables at a low level when the clock makes the transition. To inhibit a bit from being written, the bit enable must be at a high level when the clock goes low and not change until the clock goes high. Operation of the clock and the bit enables can be reversed. While the clock is low a positive transition of the bit enable will write that bit into the address selected by A_0-A_2 .



L SUFFIX
CERAMIC PACKAGE
CASE 623

READ

When the clock is high any two words may be read out simultaneously, as selected by addresses $B_0 - B_2$ and $C_0 - C_2$, including the word written during the preceding half clock cycle. When the clock goes low the addressed data is stored in the slaves. Level changes on the read address lines have no effect on the output until the clock again goes high. Read out is accomplished at any time by enabling output gates $(B_0 - B_1)$, $(C_0 - C_1)$.



	TRUTH TABLE												
·MODE			11	IPUT	'UT				OUTPUT				
	· · Clock	we _o	WĒ 1	Do	D ₁	ŔĔB	REC	ОВ0	QB ₁	QC ₀	QC ₁		
Write	L -+++	L.	L	Н	н	н	Н	t.	L	L	L		
Read	н	- 0	0	0	•	L	L	н	н	н	Н		
Read	H-+L	0	0	φ		L	L	н	H	Н	H		
Read	L +H +L	н	н	0	0	L	t.	н	н	н	н		
Write	L *H	L	L	L	14	н	н	L.	L	t.	L		
Read	н	0	φ		- 0	L	L	L	н	L	н		

^{**}Note: Clock occurs sequentially through Truth Table


PIN ASSIGNMENT

1 [vcc0	Vcc	Ŀ	24
2	QB ₁	V _{CC1}	Ь	23
3 🖂	QΒ ₀	QC ₁		22
4 🖂	REB	αc_0	\vdash	21
5 🗀	В2	REC	\Box	20
6 🖂	в ₀	Clock		19
7 🗀	В ₁	c_2	=	18
8	WE 1	c ₀		17
9 [WE 0	C ₁		16
10	D ₀	Aı		15
11	D ₁	Ao		14
12	VEE	A ₂	\Box	13
L				

^{*}Note: A0 A2, B0 B2, and C0 C2 are all set to same address location

throughout Table

[→] Don't Care





3bis

ELECTRICAL CHARACTERISTICS

		0,	°C		+25°C		+7!	5°C	
Characteristics	Symbol	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	۱E	_	150		118	150	-	150	mAdc
Input Current	linH								μAdc
Pins 10, 11, 19		- martine	245	-	-	245	-	245	
All other pins			200			200	_	200	
Switching Times ①									ns
Read Mode									
Address Input	t _B ± QB ±	4.0	15.3	4.5	10	14.5	4.5	15.5	
Read Enable	tRE-QB+	1.1	5.3	1.2	3.5	5.0	1.2	5.5	
Data	^t Clock +QB-	1.7	7.3	2.0	5.0	7.0	2.0	7.6	
Setup									
Address	tsetup(B-Clock-)		-	8.5	5.5				
Hold									
Address	thold(Clock - B+)		_	-1.5	-4.5				
Write Mode				İ					
Setup			ł						
Write Enable	tsetup (WE-Clock+)		-	7.0	4.0	_	-		
	tsetup(WE+Clock-)		-	1.0	-2.0	_	-	-	
Address	tsetup(A - Clock +)		-	8.0	5.0	-		_	
Data	tsetup(D-Clock+)			5.0	2.0				
Hold								1	
Write Enable	thold(Clock - WE +)			5.5	2.5	_	-	_	
	thold(Clock+WE-)		_	1.0	-2.0	-	_	_	
Address	thold(Clock+A+)		_	1.0	-3.0	-	_	-	
Data	thold(Clock+D+)			1.0	-2.0				
Write Pulse Width	PWWE		-	8.0	5.0				
Rise Time, Fall Time (20% to 80%)	t _r , t _f	1.1	4.2	1.1	2.5	4.0	1.1	4.5	


⁽¹⁾ AC timing figures do not show all the necessary presetting conditions.





MCM10144/MCM10544

256 X 1-BIT RANDOM ACCESS MEMORY



The MCM10144/10544 is a 256 word X 1-bit RAM. Bit selection is achieved by means of an 8-bit address A0 through A7.

The active-low chip select allows memory expansion up to 2048 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM (\overline{CS} inputs low) is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode—the output is low and the data present at D_{in} is stored at the selected address. With \overline{WE} high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at D_{out} .

- Typical Address Access Time = 17 ns
- Typical Chip Select Access Time = 4.0 ns
- 50 kΩ Input Pulldown Resistors on Chip Select
- Power Dissipation (470 mW typ @ 25^oC)
 Decreases with Increasing Temperature
- Pin-for-Pin Replacement for F10410

TRUTH TABLE

MODE		INPUT		OUTPUT
	cs.	WE	D _{in}	Dout
Write "0"	L	L	L	L
Write "1"	L	L	I	L
Read	L	н	Φ	Q
Disabled	н	ф	φ	L

• CS = CS1 + CS2 + CS3


φ = Don't Care



L SUFFIX
CERAMIC PACKAGE
CASE 620



F SUFFIX
CERAMIC PACKAGE
CASE 650



PIN ASSIGNMENT

ELECTRICAL CHARACTERISTICS

		-5	5°C	0'	οс	+2!	5°C	+ 75	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	IEE	_	140	_	135	_	130	-	125	_	125	mAdc
Input Current High	linH	_	375	_	220		220	_	220	_	220	μAdc

^{-55°}C and +125°C test values apply to MC105xx devices only.

SWITCHING CHARACTERISTICS (Note 1)


		мсм	10144	мсм	10544		
			0 to OC,		-55 to 5 ⁰ C,		
		-5.2	E = Vdc 5%	-5.2	E = Vdc 5%		
Characteristics	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode						ns	Measured from 50% of
Chip Select Access Time	tACS	2.0	10	2.0	10		input to 50% of output.
Chip Select Recovery Time	tRCS	2.0	10	2.0	10		See Note 2.
Address Access Time	tAA	7.0	26	7.0	26		
Write Mode						ns	t _{WSA} = 8.0 ns
Write Pulse Width	tw	25	_	25			Measured at 50% of
Data Setup Time Prior to Write	twsp	2.0	_	2.0	_		input to 50% of output.
Data Hold Time After Write	tWHD	2.0		2.0	-		t _W = 25 ns.
Address Setup Time Prior to Write	twsa	8.0		8.0	-		
Address Hold Time After Write	tWHA	0.0	-	0.0			
Chip Select Setup Time Prior to Write	twscs	2.0	-	2.0	-		
Chip Select Hold Time After Write	twhcs	2.0	_	2.0	_		
Write Disable Time	tws	2.5	10	2.5	10		
Write Recovery Time	twR	2.5	10	2.5	10		
Rise and Fall Time	t _r , t _f					ns	Measured between 20% and 80% points.
Address to Output		1.5	7.0	1.5	7.0		22 30 % 50
CS or WE to Output		1.5	5.0	1.5	5.0		
Capacitance						pF	Measured with a pulse
Input Capacitance	Cin		5.0	-	5.0		technique.
Output Capacitance	Cout		8.0		8.0		

NOTES: 1. Test circuit characteristics: $R_T = 50 \Omega$, MCM10144; 100Ω , MCM10544. $C_L \le 5.0 pF$ (including jig and stray capacitance). Delay should be derated 30 ps/pF for capacitive load up to 50 pF.

- 2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

MCM10145/MCM10545

16 X 4-BIT REGISTER FILE (RAM)



MCM10145/MCM10545

ELECTRICAL CHARACTERISTICS

		- 5!	-55 ⁰ C		0°C		+25 ^o C		+75°C		5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1EE	_	135	_	130	_	125	_	120	_	120	mAdc
Input Current High	linH	_	375	_	220	_	220		220	_	220	μAdc

^{-55°}C and +125°C test values apply to MC105xx devices only.

SWITCHING CHARACTERISTICS (Note 1)


		мсм	10145	мсм	10545		
			= 0 to 5 ⁰ C,		–55 to 5 ⁰ C,		
		VE	E =	VE	E =		
			Vdc	-5.2	Vdc		
		±	5%	±	5%		
Characteristics	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode						ns	Measured from 50% of
Chip Select Access Time	tACS	2.0	8.0	2.0	10		input to 50% of output.
Chip Select Recovery Time	tRCS	2.0	8.0	2.0	10		See Note 2.
Address Access Time	t _A A	4.0	15	4.0	18		
Write Mode						ns	tWSA = 5 ns
Write Pulse Width	tw	8.0		8.0	_		Measured at 50% of
Data Setup Time Prior to Write	twsp	0		0	-		input to 50% of output.
Data Hold Time After Write	tWHD	3.0	_	4.0	_		t _W = 8 ns.
Address Setup Time Prior to Write	twsA	5.0	_	5.0	_		
Address Hold Time After Write	tWHA	1.0	-	3.0	_	:	
Chip Select Setup Time Prior to	twscs	0	_	5.0			
Write			1				
Chip Select Hold Time After Write	twncs	0	-	0	-		
Write Disable Time	tws	2.0	8.0	2.0	10		
Write Recovery Time	tWR	2.0	8.0	2.0	10		
Chip Enable Strobe Mode	<u> </u>		1			ns	Guaranteed but not
Data Setup Prior to Chip Select	tCSD	0	_	_	-		tested on standard
Write Enable Setup Prior to	tCSW	0		_	_		product. See Figure 1.
Chip Select	"						
Address Setup Prior to Chip Select	tCSA	0	_	_	_		
Data Hold Time After Chip Select	tCHD	2.0	_		_		
Write Enable Hold Time After	tCHW	0	_	_	_		
Chip Select			l				
Address Hold Time After Chip	tCHA	4.0	-	_	-		
Select							
Chip Select Minimum Pulse Width	tCS	18	_	-	-		
Rise and Fall Time	t _r , t _f					ns	Measured between 20%
Address to Output	''' '	1.5	7.0	1.5	7.0		and 80% points.
CS to Output		1.5	5.0	1.5	5.0		
Capacitance						рF	Measured with a pulse
Input Capacitance	Cin	_	6.0	_	6.0		technique.
Output Capacitance	Cout	-	8.0	_	8.0		
Output Capacitance	Cout	1 -	L	100	6.0		0 < 50 = 5 () = 1 = 1 = 1 = 1 = 1

NOTES: 1. Test circuit characteristics: $R_T = 50 \ \Omega$, MCM10145; $100 \ \Omega$, MCM10545. $C_L \le 5.0 \ pF$ (including jig and Stray Capacitance). Delay should be derated 30 ps/pF for capacitive loads up to 50 pF.

- 2. The maximum Address Access Time is guaranteed to be the worst-case bit in the memory.
- 3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

MCM10146/MCM10546

1024 X 1-BIT RANDOM ACCESS MEMORY



The MCM10146/10546 is a 1024 \times 1-bit RAM. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The active-low chip select is provided for memory expansion up to 2048 words.

The operating mode of the RAM (\overline{CS} input low) is controlled by the \overline{WE} input. With \overline{WE} low, the chip is in the write mode, the output, Dout, is low and the data state present at Din is stored at the selected address. With \overline{WE} high, the chip is in the read mode and the data stored at the selected memory location will be presented non-inverted at Dout. (See Truth Table.)


- Pin-for-Pin Compatible with the 10415
- Power Dissipation (520 mW typ @ 25^oC)
 Decreases with Increasing Temperature
- Typical Address Access of 24 ns
- Typical Chip Select Access of 4.0 ns
- 50 kΩ Pulldown Resistor on Chip Select Input


TRUTH TABLE

MODE			ОИТРИТ	
	CS	WE	Din	Dout
Write ''0''	l.	L	L	L
Write "1"	L	L	н	L
Read	L	н	Φ	a
Disabled	н	φ	Φ	L

φ = Don't Care

PIN ASSIGNMENT





L SUFFIX
CERAMIC PACKAGE
CASE 620



ELECTRICAL CHARACTERISTICS

		- 5	5°C	0°C		+25°C		+75°C		+ 125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1EE	-	155	_	150	_	145	_	125	_	125	mAdc
Input Current High	linH	-	375	_	220		220		220		220	μAdc
Logic "0" Output Voltage	VOL	-1.970	-1. 6 55	-1.920	-1.665	-1.900	-1.650	-1.880	-1.625	-1.870	-1.545	Vdc

NOTE: -55°C and +125°C test values apply to MCM105XX only.

SWITCHING CHARACTERISTICS (Note 1)

		мсм	10146	мсм	10546		
		+ 7!	= 0 to 5 ⁰ C,	+12	-55 to 5 ⁰ C,		
			-5.2 Vdc 5%		-5.2 Vdc 5%		
Characteristics	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode						ns	Measured at 50% of input
Chip Select Access Time	tACS	2.0	7.0	2.0	8.0		to 50% of output.
Chip Select Recovery Time	tRCS	2.0	7.0	2.0	8.0		See Note 2.
Address Access Time	tAA	8.0	29	8.0	40		
Write Mode						ns	twsa = 8.0 ns.
Write Pulse Width	tw	25		25			Measured at 50% of input
(To guarantee writing)	1						to 50% of output.
Data Setup Time Prior to Write	twsp	5.0		5.0			t _W = 25 ns
Data Hold Time After Write	tWHD	5.0		5.0	_		
Address Setup Time Prior to Write	tWSA	8.0	-	10			
Address Hold Time After Write	tWHA	2.0	-	8.0			
Chip Select Setup Time Prior to Write	twscs	5.0	-	5.0			
Chip Select Hold Time After Write	twhcs	5.0	_	5.0			
Write Disable Time	tws	2.8	7.0	2.8	12		
Write Recovery Time	tWR	2.8	7.0	2.8	12		
Rise and Fall Time	t _r , t _f					ns	Measured between 20% and
CS or WE to Output		1.5	4.0	1.5	4.0		80% points.
Address to Output		1.5	8.0	1.5	8.0		
Capacitance						рF	Measured with a pulse
Input Capacitance	Cin	-	5.0	-	5.0		technique.
Output Capacitance	Cout		8.0		8.0		


NOTES: 1. Test circuit characteristics: $R_T = 50 \ \Omega$, MCM10146; 100 Ω , MCM10546. $C_L \le 5.0 \ pf$ including jig and stray capacitance. For Capacitance Loading $\le 50 \ pF$, delay should be derated by 30 ps/pF.

^{2.} The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.

³ For proper use of MECL Memories in a system environment, consult MECL System Design Handbook

MCM10147/MCM10547

128 X 1-BIT RANDOM ACCESS MEMORY



V_{CC2} D_{out}

CS2

WE _____ 12

D_{in} 11

Α6

N.C.

____ 15

___13

____10

⊃ 9

CS1 14

Α0

Α1

Α2

АЗ

Α5

VEE

The MCM1047/10547 is a fast 128-word X 1-bit RAM. Bit selection is achieved by means of a 7-bit address, A0 through A6.

The active-low chip selects and fast chip select access time allow easy memory expansion up to 512 words without affecting system performance.

The operating mode (\overline{CS} inputs low) is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode—the output is low and the data present at D_{in} is stored at the selected address. With \overline{WE} high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at D_{out} .

- Typical Address Access Time of 10 ns
- Typical Chip Select Access Time of 4.0 ns
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation (420 mW typ @ 25^oC)
 Decreases with Increasing Temperature
- Similar to F10405

TRUTH TABLE

MODE		INPUT		OUTPUT
	cs•	WE	Din	D _{out}
Write "0"	L	L	L	L
Write "1"	L	L	н	L
Read	L	н	φ	۵
Disabled	н	φ	φ	L







ELECTRICAL CHARACTERISTICS

		-55°C		0	0°C +		+25°C		+75°C		5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1EE	-	115	-	105	-	100	-	95	-	95	mAdc
Input Current High	linH	-	375	-	220	_	220	-	220	-	220	μAdc

^{-55°}C and +125°C test values apply to MC105xx devices only.

SWITCHING CHARACTERISTICS (Note 1)

		мсм	10147	MCM	10547		
				T _A = -55 t V _{EE} = -5.			
Characteristics	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode						ns	Measured from 50% of
Chip Select Access Time	tACS	2.0	8.0		•		input to 50% of output.
Chip Select Recovery Time	tRCS	2.0	8.0		•		See Note 2.
Address Access Time	tAA	5.0	15	•	•		
Write Mode						ns	tWSA = 4.0 ns
Write Pulse Width	tw	8.0	-		-		Measured at 50% of input
Data Setup Time Prior to Write	twsp	1.0	_		-		to 50% of output.
Data Hold Time After Write	tWHD	3.0	-				t _W = 8.0 ns.
Address Setup Time Prior to Write	twsA	4.0	-		-		
Address Hold Time After Write	tWHA	3.0	_		-		
Chip Select Setup Time Prior to Write	twscs	1.0	_	•	-		
Chip Select Hold Time After Write	twhcs	1.0	_		-		
Write Disable Time	tws	2.0	8.0				
Write Recovery Time	twR	2.0	8.0		•		
Rise and Fall Time	t _r , t _f	1.5	5.0	*	*	ns	Measured between 20% and 80% points.
Capacitance						pF	Measured with a pulse
Input Capacitance	Cin	_	5.0	-	•		technique.
Output Capacitance	Cout	-	8.0				

NOTES: 1. Test circuit characteristics: $R_T = 50 \Omega$, MCM10147; 100Ω , MCM10547.

Delay should be derated 30 ps/pF for capacitive load up to 50 pF.

 $C_L \le 5.0$ pF (including jig and stray capacitance).


^{2.} The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.

^{3.} For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

^{*}To be determined; contact your Motorola representative for up-to-date information.

MCM10148/MCM10548

64 X 1-BIT RANDOM ACCESS MEMORY




The MCM10148/10548 is a fast 64-word X 1-bit RAM. Bit selection is achieved by means of a 6-bit address, A0 through A5.

The active-low chip selects and fast chip select access time allow easy memory expansion up to 256 words without affecting system performance.

The operating mode (\overline{CS} inputs low) is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode—the output is low and the data present at D_{in} is stored at the selected address. With \overline{WE} high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at D_{out} .

- Typical Address Access Time of 10 ns
- Typical Chip Select Access Time of 4.0 ns
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation (420 mW typ @ 25^oC)
 Decreases with Increasing Temperature

PIN ASSIGNMENT





L SUFFIX
CERAMIC PACKAGE
CASE 620

TRUTH TABLE

MODE		INPUT		ОИТРИТ
	cs•	WE	D _{in}	Dout
Write "0"	٦	L	L	L
Write "1"	L	L	н	L
Read	L	н	φ	a
Disabled	н	φ	Φ	L

• $\overline{CS} = \overline{CS1} + \overline{CS2} + \overline{CS3} \phi \approx Don't Care.$



MCM10148/MCM10548

ELECTRICAL CHARACTERISTICS

		−55°C		0	°с	+ 29	+ 25°C		+75°C		5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	IEE	-	115	-	105	-	100	-	95	-	95	mAdc
Input Current High	linH		375	-	220	-	220	-	220	_	220	μAdc

^{-55°}C and +125°C test values apply to MC105xx devices only.

SWITCHING CHARACTERISTICS (Note 1)

		MCM1	10148	мсм	10548		
		T _A = 0 to V _{EE} = -5.	o +75 ⁰ C, 2 Vdc ±5%		to +125 ⁰ C, .2 Vdc ±5%		
Characteristics	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode						ns	Measured from 50% of
Chip Select Access Time	†ACS		7.5	-			input to 50% of output.
Chip Select Recovery Time	tRCS	-	7.5	-			See Note 2.
Address Access Time	tAA		15	-		İ	
Write Mode						ns	twsa = 5,0 ns
Write Pulse Width	tw	8.0	_		_		Measured at 50% of input
Data Setup Time Prior to Write	twsp	3.0	-	*	_		to 50% of output.
Data Hold Time After Write	twHD	2.0	-		-		t _W = 8.0 ns.
Address Setup Time Prior to Write	twsa	5.0			_		
Address Hold Time After Write	tWHA	3.0	-		-		
Chip Select Setup Time Prior to Write	twscs	3.0	-		_		
Chip Select Hold Time After Write	twhcs	0			-		
Write Disable Time	tws	2.0	7.5				
Write Recovery Time	twR	2.0	7.5				
Rise and Fall Time	t _r , t _f	1.5	5.0	•	•	ns	Measured between 20% and 80% points.
Capacitance						pF	Measured with a pulse
Input Capacitance	Cin	-	5.0	_			technique.
Output Capacitance	Cout	-	8.0	-			

NOTES: 1. Test circuit characteristics: RT = 50 Ω , MCM10148; 100 Ω , MCM10548.

C_L < 5.0 pF (including jig and stray capacitance)

Delay should be derated 30 ps/pF for capacitive load up to 50 pF.


^{2.} The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.

^{3.} For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

^{*}To be determined; contact your Motorola representative for up-to-date information.

MCM10149/MCM10549

256 X 4-BIT PROGRAMMABLE READ-ONLY MEMORY



MCM10149/MCM10549

ELECTRICAL CHARACTERISTICS

		-5	-55°C		0°C		+25°C		5°C	+125°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1EE	-	140	-	135	-	130	-	125	-	125	mAdc
Input Current High	linH	-	450	_	265		265	-	265	-	265	μAdc

-55°C and +125°C test values apply to MC105xx devices only

SWITCHING CHARACTERISTICS (Note 1)

		MCM	110149	мсм	10549		
			to +75 ⁰ C, .2 Vdc ±5%		to +125 ⁰ C, .2 Vdc ±5%		
Characteristics	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode	37111501		IVIUA		- IIII	ns	Measured from 50% of
Chip Select Access Time	tACS	2.0	10	•			input to 50% of output.
Chip Select Recovery Time	tRCS	2.0	10	*			See Note 1.
Address Access Time	t _{AA}	7.0	25	*	*		
Rise and Fall Time	t _r , t _f	1.5	7.0	*	•	ns	Measured between 20% and 80% points.
Capacitance						pF	Measured with a pulse
Input Capacitance	Cin	_	5.0	-	5.0		technique.
Output Capacitance	Cout		8.0		8.0		

NOTES: 1. Test circuit characteristics: $R_T = 50 \Omega$, MCM10149; 100Ω , MCM10549.

 $C_L \le 5.0 \text{ pF}$ (including jig and stray capacitance)

- Delay should be derated 30 ps/pF for capacitive load up to 50 pF 2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- 3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.
- 4. $V_{CP} = V_{CC} = G_{nd}$ for normal operation.

PROGRAMMING THE MCM10149 †

During programming of the MCM10149, input pins 7, 9, and 10 are addressed with standard MECL 10K logic levels. However, during programming input pins 2, 3, 4, 5, and 6 are addressed with 0 V \leq V $_{IH}$ \leq + 0.25 V and V $_{EE}$ \leq V $_{IL}$ \leq -3.0 V. It should be stressed that this deviation from standard input levels is required only during the programming mode. During normal operation, standard MECL 10,000 input levels must be used.

With these requirements met, and with $V_{CP} =$ V_{CC} = 0 V and V_{EE} = - 5.2 V \pm 5%, the address is set up. After a minimum of 100 ns delay, VCP (pin 1) is ramped up to $+12 \text{ V} \pm 0.5 \text{ V}$ (total voltage V_{CP} to V_{EE} is now 17.2 V, +12 V -[-5.2 V]). The rise time of this V_{CP} voltage pulse should be in the $1-10~\mu s$ range, while its pulse width $(t_{w/1})$ should be greater than 100 μ s but less than 1 ms. The V_{CP} supply current at +12 V will be approximately 525 mA while current drain from V_{CC} will be approximately 175 mA. A current limit should therefore be set on both of these supplies. The current limit on the VCP supply should be set at 700 mA while the VCC supply should be limited to 250 mA. It should be noted that the VEE supply must be capable of sinking the combined current of the $V_{\mbox{\footnotesize{CC}}}$ and V_{CP} supplies while maintaining a voltage of ~5.2 V ± 5%.

Coincident with, or at some delay after the V_{CP} pulse has reached its 100% level, the desired bit to be fused can be selected. This is done by taking the corresonding output pin to a voltage of $\pm 2.85 \text{ V} \pm 5\%$. It is to be noted that only one bit is to be fused at a time. The other three unselected outputs should remain terminated through their 50 ohm load resistor (100 ohm for MCM10549) to $\pm 2.0 \text{ V}$. Current into the selected output is $\pm 2.0 \text{ V}$.

After the bit select pulse has been applied to the appropriate output, the fusing current is sourced out of the chip select pin 13. The 0% to 100% rise time of this current pulse should be 250 ns max. Its pulse width should be greater than 100 μs . Pulse magnitude is 50 mA ± 5.0 mA. The voltage clamp on this current source is to be -6.0 V.

After the fusing current source has returned 0 mA, the bit select pulse is returned to it initial level, i.e., the output is returned through its load to $-2.0~\rm V$. Thereafter, $\rm V_{CP}$ is returned to 0 V. Strobing of the outputs to determine success in programming should occur no sooner than 100 ns after $\rm V_{CP}$ has returned to 0 V. The remaining bits are programmed in a similar fashion.


^{*}To be determined; contact your Motorola representative for up-to-date information.

[†] NOTE: For devices that program incorrectly, return serialized units with individual truth tables.

Non compliance voids warranty.

PROGRAMMING SPECIFICATIONS

The following timing diagrams and fusing information represent programming specifications for the MCM10149.




The timing diagram is shown for programming one bit. Note that only one bit is blown at a time. All addressing must be done 100 ns prior to the beginning of the V_{CP} pulse, i.e., $V_{CP} = 0$ V. Likewise, strobing of the outputs to determine success in programming should occur no sooner than 100 ns after V_{CP} returns to 0 V.

Note that the fusing current is defined as a positive current out of the chip select, pin 13. A programming duty cycle of \leq 15% is to be observed.

Definitions and values of timing symbols are as follows.


Symbol	Definition	Value
t _{r1}	Rise Time, Programming Voltage	≥ 1 μs
tw1	Pulse Width, Programming Voltage	\geqslant 100 $\mu s <$ 1 ms
^t D1	Delay Time, Programming Voltage Pulse to Bit Select Pulse	≥ 0
tw2	Pulse Width, Bit Select	\geqslant 100 μ s
^t D2	Delay Time, Bit Select Pulse to Programming Voltage Pulse	≥ 0
^t D3	Delay Time, Bit Select Pulse to Programming Current Pulse	≥ 1 μs
t _r 3	Rise Time, Programming Current Pulse	250 ns max
t _{w3}	Pulse Width, Programming Current Pulse	≥ 100 μs
^t D4	Delay Time, Programming Current Pulse to Bit Select Pulse	≥ 1 μs

MANUAL PROGRAMMING CIRCUIT



MCM10152/MCM10552

256 X 1-BIT RANDOM ACCESS MEMORY



an 8-bit address A0 through A7.

low the chip is in the write mode-the output is low and the data present at D_{in} is stored at the selected address. With WE high the chip is in the read mode-the data state at the selected memory location is presented non-

The MCM10152/10552 is a 256-word \times 1-bit

The active low chip select allows memory

The operating mode of the RAM (CS inputs

RAM. Bit selection is achieved by means of

expansion up to 2048 words. The fast chip


select access time allows memory expansion without affecting system performance.

low) is controlled by the WE input. With WE

inverted at Dout.

- Typical Address Access Time = 11 ns
- Typical Chip Select Access Time = 4.0 ns
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation (570 mW typ @ 25°C) Decreases with Increasing Temperature
- Pin-for-Pin Compatible with F10410/10414

PIN ASSIGNMENT





TRUTH TABLE

MODE		INPUT		OUTPUT
	cs•	WE	Din	D _{out}
Write "0"	L	L	L	L
Write "1"	L	L	н	L
Read	Ł	н	φ	Q
Disabled	н	Φ	Φ	L

· CS = CS1 + CS2 + CS3 φ = Don't Care.



ELECTRICAL CHARACTERISTICS

		-5	5°C	0'	°С	+ 2!	5°C	+ 7!	5°C	+ 12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	IEE	_	140	-	135	-	130	-	125	-	125	mAdc
Input Current High	linH	_	375		220	-	220	-	220	-	220	μAdc

^{-55°}C and +125°C test values apply to MC105xx devices only.

SWITCHING CHARACTERISTICS (Note 1)

		MCM	10152	MCM	110552		
		T _A = 0 t	o +75°C,	TA = -55	to + 125°C,		
		VEE = -5	.2 Vdc ±5%	VEE = -5	.2 Vdc +5%		
Characteristics	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode							Measured from 50% of
Chip Select Access Time	tACS	2.0	7.5	•			input to 50% of output.
Chip Select Recovery Time	†RCS	2.0	7.5		•		See Note 2.
Address Access Time	tAA	7.0	15	*	•		
Write Mode						ns	tWSA = 5.0 ns
Write Pulse Width	tw	10	-		_		Measured at 50% of input
Data Setup Time Prior to Write	twsp	2.0			-		to 50% of output.
Data Hold Time After Write	twHD	2.0			_		t _W = 10 ns.
Address Setup Time Prior to Write	twsa	5.0					
Address Hold Time After Write	twha	3.0	war t		_		
Chip Select Setup Time Prior to Write	twscs	2.0			_		
Chip Select Hold Time After Write	twhcs	2.0	-	•			
Write Disable Time	tws	2.5	7.5	•	•		
Write Recovery Time	twR	2.5	7.5	•	*		
Rise and Fall Time	t _r , t _f	1.5	5.0	•	*	ns	Measured between 20% and 80% points.
					-	pF	Measured with a pulse
Capacitance						PF	
Input Capacitance	Cin	~	5.0		:		technique.
Output Capacitance	Cout	-	8.0				

NOTES: 1. Test circuit characteristics: RT = 50 Ω , MCM10152; 100 Ω , MCM10552.

 $C_L \le 5.0$ pF (including jig and stray capacitance).

Delay should be derated 30 ps/pF for capacitive load up to 50 pF.

^{2.} The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.


^{3.} For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

^{*}To be determined; contact your Motorola representative for up-to-date information.

MECL III MC1600 Series

MC1648/MC1648M

VOLTAGE-CONTROLLED OSCILLATOR



Input Capacitance = 6 pF typ

Maximum Series Resistance for L (External Inductance) = 50 Ω typ

Power Dissipation = 150 mW typ/pkg
(+5.0 Vdc Supply)


Maximum Output Frequency = 225 MHz typ

The MC1648 requires an external parallel tank circuit consisting of the inductor (L) and capacitor (C).

A varactor diode may be incorporated into the tank circuit to provide a voltage variable input for the oscillator (VCO). The MC1648 was designed for use in the Motorola Phase-Locked Loop shown in Figure 9. This device may also be used in many other applications requiring a fixed or variable frequency clock source of high spectral purity. (See Figure 2.)

The MC1648 may be operated from a ± 5.0 Vdc supply or a ± 5.2 Vdc supply, depending upon system requirements.

Supply Voltage	Gnd Pins	Supply Pins
+5. 0 Vdc	7, 8	1, 14
-5.2 Vdc	1, 14	7, 8




L SUFFIX
CERAMIC PACKAGE
CASE 632



P SUFFIX
PLASTIC PACKAGE
CASE 646




F SUFFIX
CERAMIC PACKAGE
CASE 607



MC1648/MC1648M

FIGURE 2 – SPECTRAL PURITY OF SIGNAL AT OUTPUT



64	ISI	VI								
JES	mAdc	ار		-5.0	-5.0	-5.0		-5.0	-5.0	-5.0
JRRENT VALI		γcc		5.0	5.0	5.0		5.0	5.0	5.0
TEST VOLTAGE/CURRENT VALUES	(Volts)	VILmin		+1.50	+1.35	+1.20		+1.57	+1.35	+1.10
15		VIHmax	MC1648	+2.00	+1.85	+1.70	MC1648M	+2.07	+1.85	+1.60
-	@ Test	Temperature	,	-30°C	+25°C	1 2 ₀ 58+	_	_ 55°C	+25°C	+125°C

ELECTRICAL CHARACTERISTICS

Vertical Scale = 10 dB/div Scan Width = 50 kHz/div

B.W. = 10 kHz

Supply Voltage = +5.0 Volts																	
		'	-55°C		ı	-30 ₀ C		+	+25°C		+82 ₀ C	ပ		+125°C			
Characteristic	Symbol	Ē		Max	Αin	Max	×	Min	Max		Min	Max	Min		Max	Unit	Conditions
Power Supply Drain Current	-E	1		1	1	Ľ		1	4			١	1			mAdc	Inputs and outputs open.
Logic "1" Output Voltage	YOH	3.92	-	4.13	3.955		4.185	4.04	4.25		4.11	4.36		4.16	4.40	Vdc	Vdc VILmin to Pin 12, IL @ Pin 3.
Logic "0" Output Voltage	VOL	3.13	\vdash	3.38	3.16	3.40		3.20	3.5	3.43	3.22	3.475	3.23	23	3.51	Vdc	VIHmax to Pin 12, IL @ Pin 3.
Bias Voltage	V.B.ias*	1.67	-	1.97	1.60	-	1.90	1.45	1.75	_	1.30	1.60		1.20	1.50	Vdc	1.50 Vdc V ₁ Lmin to Pin 12.
1	3	Min	1	N ₂ c	Min	1,71	7	٠ ۲	- A	ALL TUN MAY MIN TUN MAY MIN TUN MAY MIN TUN MAX MIN TUN MAX	i.	May	Min	Z	Max		
		- E	٠ -	Y DIA		- - -	YBIA	_	- A 6	V		2		:			
Peak-to-Peak Tank Voltage	VP-P	1	ı	1	-	1	1		400	-		_	1			٦	
Output Duty Cycle	VDC	ı		1	1	-		-	50	-		1	-	ı	-	%	See Figure 3.
Oscillation Frequency	fmax**		225	1	-	225	-	200	225	_	- 225	- 2		225	1	MHz	

^{*}This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor turning diode at this point.


 $[\]star \star$ Frequency variation over temperature is a direct function of the $\Delta C/\Delta$ Temperature and $\Delta L/\Delta$ Temperature.

	I.L	TEST VOLTAGE/CURRENT VALUES	JRRENT VAL	UES
@ Test		(Volts)		mAdc
Temperature	VIHmax	VILmin	οo _Λ	۱,
'	MC1648			
−30°C	-3.20	-3.70	-5.2	-5.0
+25°C	-3.35	-3.85	-5.2	-5.0
၁ _၀ 58+	-3.50	-4.00	-5.2	-5.0
•	MC1648M			
−55°C	-3.13	-3.63	-5.2	-5.0
+25°C	-3.35	-3.85	-5.2	-5.0
+125°C	-3.60	-4.10	-5.2	-5.0

ELECTRICAL CHARACTERISTICS Supply Voltage = -5.2 Volts

oupping voltage - 3.2 volts																
			-55°C			-30 ₀ C		+	+25°C	-	+85°C	G	+	+125°C		
Characteristic	Symbol	Ē		Max	Min	_	Max	Σ	Max	-	M.i.	×	ž	Max	į.	oud:i-ipuo0
Power Supply Drain Current	프				ľ	-			4	-		1		+	+-	langite at
Logic "1" Output Voltage	ΛОН	-1.080		-0.870	-1.045	5 -0	-0.815	-0.960 -0.750 -0.890 -0.640 -0.840	-0.7	50 -0	068	-0.640	-0.84	0-0-	267	
Logic "0" Output Voltage	VOL	-1.920	20	-1.670	-1.890 -1.650	0	.650	-1.850	-1.620	0,	-1.830 -1.575 -1.820	-1.575	-182	1 540	40 745	V +0 Pin 12 @ Pin
Bias Voltage	VBias*	-3.53	 	-3.23	-3.60	"	-3.30	-3.75 -3.45	-3.4	5	-3.90 -3.60	-3.60	-4.00	7	20/2	-3.70 Vdc V., +0.0io.12
		Σ	TVB	Tvn Max Min	Min	1	Max	A. S. A.		:				; - -	: :T.	VILMIN 10 III 12.
			2	VD.		1 y P	YPIA	I YP INIGY WILL I YP INIGX	46	AX -	Min I yp Max Min I yp Max	Мах	Ē	- dx	ă ×e	
Peak-to-Peak Tank Voltage	Vp.p	1	1	ı	1	-	1	- 4	400			!		ı	<u>ء</u>	
Output Duty Cycle	VDC	1	ı		1	,			20	1	L		1	1	%	See Figure 3
Oscillation Frequency	fmax**	ı	225	1		225	1	200	225	1	225	!	1	225	- MHz	Т

^{*}This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor turning diode at this point. ** Frequency variation over temperature is a direct function of the $\Delta C/\Delta$ Temperature and $\Delta L/\Delta$ Temperature.




OPERATING CHARACTERISTICS

Figure 1 illustrates the circuit schematic for the MC1648. The oscillator incorporates positive feedback by coupling the base of transistor Q7 to the collector of Q8. An automatic gain control (AGC) is incorporated to limit the current through the emitter-coupled pair of transistors (Q7 and Q8) and allow optimum frequency response of the oscillator.

In order to maintain the high Q of the oscillator, and provide high spectral purity at the output, transistor Q4 is used to translate the oscillator signal to the output differential pair Q2 and Q3. Q2 and Q3, in conjunction with output transistor Q1, provides a highly buffered output which produces a square wave. Transistors Q9 and Q11 provide the bias drive for the oscillator and output buffer. Figure 2 indicates the high spectral purity of the oscillator output (pin 3).

When operating the oscillator in the voltage controlled mode (Figure 4), it should be noted that


FIGURE 4 – THE MC1648 OPERATING IN THE VOLTAGE CONTROLLED MODE



the cathode of the varactor diode (D) should be biased at least 2 V_{BE} above V_{EE} (\approx 1.4 V for positive supply operation).

When the MC1648 is used with a constant dc voltage to the varactor diode, the output frequency will vary slightly because of internal noise. This variation is plotted versus operating frequency in Figure 5.

FIGURE 5 - NOISE DEVIATION TEST CIRCUIT AND WAVEFORM



NOTE: Any frequency deviation caused by the signal generator and MC1648 power supply should be determined and minimzed prior to testing.

TRANSFER CHARACTERISTICS IN THE VOLTAGE CONTROLLED MODE USING EXTERNAL VARACTOR DIODE AND COIL. TA = 25°C

FIGURE 6





FIGURE 7








FIGURE 8





*The 1200 ohm resistor and the scope termina-tion impedance constitute a 25-1 attenuator probe. Coax shall be CT-070.50 or equivalent.

Typical transfer characteristics for the oscillator in the voltage controlled mode are shown in Figures 6, 7, and 8. Figures 6 and 8 show transfer characteristics employing only the capacitance of the varactor diode (plus the input capacitance of the oscillator, 6 pF typical). Figure 7 illustrates the oscillator operating in a voltage controlled mode with the output frequency range limited. This is achieved by adding a capacitor in parallel with the tank circuit as shown. The 1 k Ω resistor in Figures 6 and 7 is used to protect the varactor diode during testing. It is not necessary as long as the dc input voltage does not cause the diode to become forward biased. The larger-valued resistor (51 k Ω) in Figure 8 is required to provide isolation for the high-impedance junctions of the two varactor diodes.

The tuning range of the oscillator in the voltage controlled mode may be calculated as:

$$\frac{f_{max}}{f_{min}} = \frac{\sqrt{C_D(max) + C_S}}{\sqrt{C_D(min) + C_S}}$$
 where
$$f_{min} = \frac{1}{2\pi\sqrt{L(C_D(max) + C_S)}}$$

 C_S = shunt capacitance (input plus external capacitance).

C_D = varactor capacitance as a function of bias voltage.

Good RF and low-frequency bypassing is necessary on the power supply pins, (See Figure 2.)

Capacitors (C1 and C2 of Figure 4) should be used to bypass the AGC point and the VCO input (varactor diode), guaranteeing only dc levels at these points.

For output frequency operation between 1 MHz and 50 MHz a 0.1 μ F capacitor is sufficient for C1 and C2. At higher frequencies, smaller values of capacitance should be used; at lower frequencies, larger values of capacitance. At high frequencies the value of bypass capacitors depends directly upon the physical layout of the system. All bypassing should be as close to the package pins as possible to minimize unwanted lead inductance.

The peak-to-peak swing of the tank circuit is set internally by the AGC circuitry. Since voltage swing of the tank circuit provides the drive for the output buffer, the AGC potential directly affects the output waveform. If it is desired to have a sine wave at the output of the MC1648, a series resistor is tied from the AGC point to the most negative power potential (ground if +5.0 volt supply is used, -5.2 volts if a negative supply is used) as shown in Figure 10.

At frequencies above 100 MHz typ, it may be desirable to increase the tank circuit peak-to-peak voltage in order to shape the signal at the output of the MC1648. This is accomplished by tying a series resistor (1 k Ω minimum) from the AGC to the most positive power potential (+5.0 volts if a +5.0 volt supply is used, ground if a -5.2 volt supply is used). Figure 11 illustrates this principle.

APPLICATIONS INFORMATION

The phase locked loop shown in Figure 9 illustrates the use of the MC1648 as a voltage controlled oscillator. The figure illustrates a frequency synthesizer useful in tuners for FM broadcast, general aviation, maritime and landmobile communications, amateur and CB receivers. The system operates from a single +5.0 Vdc supply, and requires no internal translations, since all components are compatible.

Frequency generation of this type offers the advantages of single crystal operation, simple channel selection, and elimination of special circuitry to prevent harmonic lockup. Additional features include dc digital switching (preferable over RF switching with a multiple crystal system), and a broad range of tuning (up to 150 MHz, the range being set by the varactor diode).

The output frequency of the synthesizer loop is determined by the reference frequency and the number programmed at the programmable counter; $f_{out} = Nf_{ref}$. The channel spacing is equal to frequency (f_{ref}).

For additional information on applications and designs for phase locked-loops and digital frequency synthesizers, see Motorola Application Notes AN 532A, AN 535, AN 553, AN 564 or AN594.




FIGURE 9 - TYPICAL FREQUENCY SYNTHESIZER APPLICATION

Figure 10 shows the MC1648 in the variable frequency mode operating from a +5.0 Vdc supply. To obtain a sine wave at the output, a resistor is added from the AGC circuit (pin 5) to VEE.

Figure 11 shows the MC1648 in the variable frequency mode operating from a +5.0 Vdc supply. To extend the useful range of the device (maintain a square wave output above 175 MHz), a resistor is added to the AGC circuit at pin 5 (1 k-ohm minimum).

Figure 12 shows the MC1648 operating from +5.0 Vdc and +9.0 Vdc power supplies. This permits a higher voltage swing and higher output power than is possible from the MECL output (pin 3). Plots of output power versus total collector load resistance at pin 1 are given in Figures 13 and 14 for 100 MHz and 10 MHz operation. The total collector load includes R in parallel with Rp of L1 and C1 at resonance. The optimum value for R at 100 MHz is approximately 850 ohms.

FIGURE 10 - METHOD OF OBTAINING A SINE-WAVE OUTPUT




FIGURE 11 – METHOD OF EXTENDING THE USEFUL RANGE OF THE MC1648 (SQUARE WAVE OUTPUT)




FIGURE 12 - CIRCUIT USED FOR COLLECTOR OUTPUT OPERATION




FIGURE 13 - POWER OUTPUT versus COLLECTOR LOAD






FIGURE 14 - POWER OUTPUT versus COLLECTOR LOAD



MC1650/MC1651

DUAL A/D CONVERTER



- PD = 330 mW typ/pkg (No Load)
- t_{pd} = 3.5 ns typ (MC1650)
- = 3.0 ns typ (MC1651)
- Input Slew Rate = 350 V/μs (MC1650)
 = 500 V/μs (MC1651)
- Differential Input Voltage:
- 5.0 V (-30°C to +85°C)
- Common Mode Range:
 -3.0 V to +2.5 V (-30°C to +85°C) (MC1651)
 -2.5 V to +3.0 V (-30°C to +85°C) (MC1650)
- Resolution: $\leq 20 \text{ mV} (-30^{\circ}\text{C to } +85^{\circ}\text{C})$
- Drives 50 Ω lines

Number at end of terminal denotes pin number for L package (Case 620). Number in parenthesis denotes pin number for F package (Case 650).

THe MC1650 and the MC1651 are very high speed comparators utilizing differential amplifier inputs to sense analog signals above or below a reference level. An output latch provides a unique sample-hold feature. The MC1650 provides high impedance Darlington inputs, while the MC1651 is a lower impedance option, with higher input slew rate and higher speed capability.


The clock inputs (\overline{C}_a and \overline{C}_b) operate from MECL III or MECL 10,000 digital levels. When \overline{C}_a is at a logic high level, $\Omega 0$ will be at a logic high level provided that $V_1 > V_2$ (V_1 is more positive than V_2). $\overline{\Omega} 0$ is the logic complement of $\Omega 0$. When the cock input goes to a low logic level, the outputs are latched in their present state.

Assessment of the performance differences between the MC1650 and the MC1651 may be based upon the relative behaviors shown in Figures 4 and 7.

TRUTH TABLE

Ē	V ₁ , V ₂	Q0 _{n+1}	Q0 _{n+1}
Н	V ₁ >V ₂	Н	L
н	V1 < V2	L	н
L	φ φ	00 _n	₫0 _n

φ = Don't Care



MC1650/MC1651

F SUFFIX CERAMIC PACKAGE CASE 650

ELECTRICAL CHARACTERISTICS

L SUFFIX CERAMIC PACKAGE CASE 620

	(VEE (3)	-5.2	-5.2	-5.2	
	(v _{cc} (3)	+5.0	+5.0	+5.0	
		$ V_{A3} V_{A4} V_{A5} V_{A6} V_{CC}(3) V_{EE}$		See Note 4		
		VA4		See No		
LUES		VA3				
TEST VOLTAGE VALUES	(Voits)	VA2	-0.020	-0.020	-0.020	
TEST VO		VA1	+0.020	+0.020	+0.020	
		VILAmax	-1.515	-1.095 -1.485	-1.440	
		VIHmax VILmin VIHAmin VILAmax	-1.180 -1.515 +0.020	-1.095	+85°C -0.700 -1.830 -1.025 -1.440 +0.020	
		VILmin	-1.890	-1.850	-1.830	
			-30°C -0.875	-25°C -0.810 -1.850	-0.700	
	Tors	Temperature	-30°C	+25°C	7°58+	

-		-3	-30 ₀ C	+2	+25°C	+8	2₀58+			L	TEST VOLTAGE APPLIED TO PINS LISTED BELOW	AGE APPLI	ЕР ТО	PINS	LISTE	D BELO	MO		
	Symbol	ž	Max	Min	Max	Σ	Max	Unit	VIHmax	VILmin	VIHAmin VILAmax VA1 VA2 VA3 VA4 VA5	VILAmax	VA1	VA2	VA3	VA4	VA5	VA6	Gnd
Power Supply Drain Current								mAdc											
	100	-	1	:	25.					4,13	1	i	6,12	1	1	1	1	ı	1,5,11,16
	س ا				.99				4,13		ı		6,12	1	1	ı	1	1	1,5,11,16
								μAdc											
					10		,		4	13	1		12	ì	9	:	1	ı	1,5,11,16
		1	1		40	1	:												
								μAdc											
					7.0		,		4	13	i	l	12	i		i	9	1	1,5,11,16
		1			10	-													
	- Hui				350	1		μAdc	4	13			6,12		1	:	1	-	1,5,11,16
Logic "1" Output Voltage	YOH	-1.045	-0.875	096.0	-0.810	-0.890	-0.700	Vdc	4,13				6,12		1	ı	1	ı	1,5,11,16
										!	!	ŧ	1	5,11	1	1	1	1	1,6,12,16
						_				:	1	ı	i	1	6,12	5,11		1	1,16
						_					į	1	1	-	1	i	5.11	6.12	1,16
											i			6,12	1	1	!	1	1,5,11,16
											,	I	5,11	-		+		!	1,6,12,16
						_							i		5,11	6,12	<	i	1,16
									-	ì	į	1	1		:	1	6,12	5,11	1,16
Logic "0" Output Voltage	ē,	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	4,13		į			6,12		1		i	1,5,11,16
	i)								_	,	1	ł	5,11	1	1	!		:	1,6,12,16
															5,11	6,12	!		1,16
										:	į.	1	ı	,	1	1	6,12	5,11	1,16
											:		6,12		ŀ	1	r	1	1,5,11,16
													!	5,11	,	ł	,	ı	1,6,12,16
										:	1		1		6,12	5,11	ŀ		1,16
									-		1		1	,	!		5,11	6,12	1,16
t					-	-										L	L		

4	All Temperatures	VA3	VA4	VA5	VA6
1	MC1650	+3.000	+2.980	-2.500	-2.480
	MC1651	+2.500	+2.480	-3.000	-2.980

1,5,16

9 9

9 + 1 9

ದ -

Vdc

-0.910

-0.980

-1.065

VOHA

Logic "1" Threshold Voltage (2)

9 9

9 | 9

ღ-

Vdc

-1.555

-1.600

-1.630

VOLA

Logic "O" Threshold Voltage (2)

NOTES (1) All data is for 1-2 MC1650 or MC1651, except data marked (*) which refers to the entire package

 $\begin{tabular}{ll} \hline \textbf{2} & \textbf{These tests done in order indicated. See Figure 5.} \\ \hline \textbf{3} & \textbf{Maximum Power Supply Voltages (beyond which device life may be impaired)} \\ | \textbf{VEE}: + i \textbf{VCC}| \geqslant 12 \, \text{Vdc}. \\ \hline \end{tabular}$

		SWITCHING	TEST V	OLTAGE	VALUES	
@ Test			(Volt	s)		
Temperature	V _{R1}	V _{R2} V _{R3}	v _x	VXX	v _{cc} ①	v _{EE} ①
~30oC	+2.000		+1.040	+2.00	+7.00	-3.20
+25°C	+2.000	See Note 4	+1.110	+2.00	+7.00	-3.20
+85°C	+2.000		+1.190	+2.00	+7.00	-3.20

		-30	oc	+25	5°C	+8	5°C		Conditions
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	(See Figures 1-3)
Switching Times Propagation Delay (50% to 50%) V-Input Clock 2	^t pd	2.0	5.0 4.7	2.0	5.0 4.7	2.0	5.7 5.2	ns	$\begin{array}{c} V_{R1} \ \text{to} \ V_2, \ V_X \ \text{to} \ \text{Clock}, \ P_1 \ \text{to} \ V_1, \ \text{or}, \\ V_{R2} \ \text{to} \ V_2, \ V_X \ \text{to} \ \text{Clock}, \ P_2 \ \text{to} \ V_1, \\ \text{or}, \ V_{R3} \ \text{to} \ V_2, \ V_X \ \text{to} \ \text{Clock}, \ P_3 \ \text{to} \ V_1, \\ V_{R1} \ \text{to} \ V_2, \ P_1 \ \text{to} \ V_1 \ \text{and} \ P_4 \ \text{to} \ \text{Clock}, \\ \text{or}, \ V_{R1} \ \text{to} \ V_1, \ P_1 \ \text{to} \ V_2 \ \text{and} \ P_4 \ \text{to} \ \text{Clock}, \\ \end{array}$
Clock Enable ③	t _{setup}		-	2.5				ns	V
Clock Aperture (3)	tap	-	-	1.5	-	-	-	ns	V _{R1} to V ₂ , P ₁ to V ₁ , P ₄ to Clock
Rise Time (10% to 90%)	t+	1.0	3.5	1.0	3.5	1.0	3.8	ns	
Fall Time (10% to 90%)	t-	1.0	3.0	1.0	3.0	1.0	3.3	ns	VR1 to V2, VX to Clock, P1 to V1.


NOTES: (1) Maximum Power Supply Voltages (beyond which device life may be impaired: $|V_{CC}| + |V_{EE}| \geqslant 12 \text{ Vdc}$.

2) Unused clock inputs may be tied to ground.

(3) See Figure 3.

4	All Temperatures	V _{R2}	V _{R3}
	MC1650	+4.900	-0.400
	MC1651	+4.400	-0.900

FIGURE 1 - SWITCHING TIME TEST CIRCUIT @ 25°C



Note: All power supply and logic levels are shown shifted 2 volts positive.


50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.

FIGURE 2 – SWITCHING AND PROPAGATION WAVEFORMS @ 25°C


The pulse levels shown are used to check ac parameters over the full common-mode range.

V - Input to Output



TEST PULSE LEVELS

	Р	1	Р	2	Р	3
	MC1650	MC1651	MC1650	MC1651	MC1650	MC1651
VIH	+2.100 V	+2.100 V	+5.000 V	+4.500 V	-0.300 V	-0.800 ∨
٧R	+2.000 V	+2.000 V	+4.900 V	+4.400 V	-0.400 V	-0.900 V
VIL	+1.900 V	+1.900 V	+4.800 V	+4.300 V	-0. 500 V	-1.000 V



P4: t_+ , t_- = 1.5 \pm 0.2 ns.

FIGURE 3 – CLOCK ENABLE AND APERTURE TIME TEST CIRCUIT AND WAVEFORMS @ 25°C




FIGURE 4 - PROPAGATION DELAY ($t_{\mbox{\scriptsize pd}}$) versus INPUT PULSE AMPLITUDE AND CONSTANT OVERDRIVE




FIGURE 4 (continued)




FIGURE 5 - LOGIC THRESHOLD TESTS (WAVEFORM SEQUENCE DIAGRAM)




FIGURE 6 — TRANSFER CHARACTERISTICS (Q versus V_{in})





FIGURE 7 - OUTPUT VOLTAGE SWING versus FREQUENCY



TEST CIRCUIT v_{cc} -O+5.0 Vdc Vcc Vсс 50 -0 -2.0 Vdc 50 ā Q ā VEE Gnd 0.1 µF -5.2 Vdc Typical MC1651 (Complementary Input Grounded) Typical MC1650 (Complementary Input Grounded) 30 25 -30°C -30°C l_{in}, INPUT CURRENT (#A) I_{in}, INPUT CURRENT (µA) +25°C +85°C +2 +2.5 Vin. INPUT VOLTAGE (VOLTS) V_{in}, INPUT VOLTAGE (VOLTS)

FIGURE 8 - INPUT CURRENT versus INPUT VOLTAGE

BINARY COUNTER

TRUTH TABLE

			NPU	TS				OUT	PUTS	č
R	S0	S1	S2	S3	C1	C2	00	Q1	Q2	Q3
1	0	0	0	0	φ	φ	0	0	0	0
0	1	1	1	1	ψ	ψ	1	1	1	1
0	0	0	0	0	1	Φ		No C	ount	
0	0	0	0	0	φ	1		No C	Count	
0	0	0	0	0			0	0	0	0
0	0	0	0	0		•	1	0	0	0
0	0	0	0	0			0	1	0	0
0	0	0	0	0			1	1	0	0
0	0	0	0	0			0	0	1	0
0	0	0	0	0			1	0	1	0
0	0	0	0	0			0	1	1	0
0	0	0	0	0			1	1	1	0
0	0	0	0	0			0	0	0	1
0	0	0	0	0		•	1	0	0	1
0	0	0	0	0			0	1	0	1
0	0	0	0	0			1	1	0	1
0	0	0	0	0	•		0	0	1	1
0	0	0	0	0	•		1	0	1	1
0	0	.0	0	0	•	٠	0	1	1	1
0	0	0	0	0	•	۰١	1	1	1	1

φ = Don't Care

..^^г~~_^


VIH Clock transition from VIL to VIH may be applied to C1 or C2 or both for same effect. The MC1654 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight, or divide-by-16 functions. When used independently, the divide-by-16 section will toggle at 325 MHz typically. Clock inputs trigger on the positive-going edge of the Clock pulse.

Set and Reset inputs override the Clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

Power Dissipation = 750 mW typ f_{Tog} = 325 MHz typ



L SUFFIX
CERAMIC PACKAGE
CASE 620



V_{CC} = 1, 16 V_{EE} = 8

ELECTRICAL CHARACTERISTICS

		-30	o°C	+2!	5°C	+8!	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_		-	200	-	-	mAdc
Input Current	linH							mAdc
Reset	,,,,,	_	_	-	1.00			
Set, Clock		_	-	-	0.60	-	_	
Switching Times								ns
Propagation Delay	tpd							
Clock		1.0	2.9	1.0	2.7	1.0	3.1	
Set, Reset		2.0	3.9	2.0	3.7	2.0	4.1	
Rise Time (10% to 90%)	t+	1.0	2.9	1.0	2.7	1.0	3.1	ns
Fall Time (10% to 90%)	t-	1.0	2.8	1.0	2.6	1.0	3.0	ns
Maximum Toggle Frequency	f _{tog}	260	_	300	_	260	_	MHz

For VOH/VOL testing reset all four flip-flops by applying RA1 to Reset and apply VILmin to Set inputs, or set all four flip-flops by applying RA1 simultaneously to all Set inputs and apply VILmin to Reset. For VOHA/VOLA testing follow the same procedure using PA2 and VILAmax. $P_{A1} = \frac{V_{IH}}{V_{IL}} P_{A2} = \frac{V_{IHA}}{V_{ILA}} P_{A2} = \frac{V_{IHA}}{V_{ILA}} P_{A3} = \frac{V_{IHA}}{V_{ILA}} P_{A4} = \frac{V_{IHA}}{V_{ILA}}$

VOLTAGE-CONTROLLED MULTIVIBRATOR





FIGURE 1 - CIRCUIT SCHEMATIC



	F	EST VO	LTAGE	TEST VOLTAGE VALUES	S
@ Test			Vdc ±1%	%	
Temperature	ΛIH	۸۱۲	٧3	VIHA	VEE
-30 ₀ C	0.0	-2.0	-1.0	+2.0	-5.2
+25°C	0.0	-2.0	-1.0	+2.0	-5.2
+85°C	0.0		-2.0 -1.0	+2.0	-5.2

CAL CHARACTERISTICS	
CAL CHARACTERIS	TICS
CAL CHA	RACTERIS
	LECTRICAL CHA

Symbol It IE InH VOH	-30 ₀ C	+25°C	၁	+85°C	၀၀		
I InH	Symbol Min Max	Min	Max	Min	Max	Unit	Conditions
VOH	- - 3 ₁		32	_	1	mAdc	mAdc VIH to VCX Limit applies for (1) or (2)
ΛОН	1	-	350	_	1	μAdc	VIH to VCX (1)
		096.0	-0.810	0.890	-0.700	Vdc	Vo to Mov. Limits apply for (1) or (2)
"Q" Low Output Voltage VOL -1.890 -1.650 -1.850 -1.620 -1.830 -1.575	V _{OL} -1.890 -1.650 -	1.850	-1.620 -	1.830	-1.575	Vdc	3 C VCX: Entities depth 15 C E

AC CHARACTERISTICS

- 2.7 - 1.6 2.7 - 3.0 ns - 2.7 - 1.4 2.7 - 3.0 ns 130 - 130 155 175 110 - MHz - - 78 90 100 - - MHz - - 3.1 4.5 - - - -		Symbol	Min	Max	Min	Тур	Max	Min Max Min Typ Max Min Max	Max	Unit	Conditions See Figure 2.
to 90%)	Rise Time (10% to 90%)	£		2.7	1	1.6	2.7		3.0	su	ï
ency fosc1 130 - 130 155 175 110 - MHz	Fall Time (10% to 90%)	+	1	2.7	1	1.4	2.7		3.0	ns	VIHA to VCX, CX2 (5) from pin 11 to pin 14.
f _{Osc2} - - 78 90 100 - - MHz TR(3) - - 3.1 4.5 - - - - -	Oscillator Frequency	fosc1	130	1	130	155	175	110			
TR 3 3.1 4.5		fosc2		1	78	90	100			MHz	V _{1HA} to V _{CX} , CX1 (4) from pin 11 to pin 14.
	Tuning Ration Test	тв ③	1	1	3.1	4.5	1		-	1	CX1 (4) from pin 1,1 to pin 14.

(1) Germanium diode (0.4 drop) forward biased from 11 to 14 (11—2) Germanium diode (0.4 drop) forward biased from 14 to 11 (11—

14)

FIGURE 2 – AC TEST CIRCUIT AND WAVEFORMS





FIGURE 3 – OUTPUT FREQUENCY versus CAPACITANCE FOR VARIOUS VALUES OF INPUT VOLTAGE

FIGURE 4 — RMS NOISE DEVIATION versus OPERATING FREQUENCY








FIGURE 5 – FREQUENCY-CAPACITANCE PRODUCT versus

CONTROL VOLTAGE (V_{CX})



DUAL 4-INPUT GATE



V_{CC1} = Pin 1 (5) V_{CC2} = Pin 16 (4) V_{EE} = Pin 8 (12)

 t_{pd} = 0.9 ns typ (510-ohm load) = 1.1 ns typ (50-ohm load)

 P_D = 120 mW typ/pkg (No load) Full Load Current, I_L = -25 mAdc max



L SUFFIX CERAMIC PACKAGE CASE 620




F SUFFIX
CERAMIC PACKAGE
CASE 650

Numbers at ends of terminals denote pin numbers for L package Numbers in parenthesis denote pin numbers for F package

		-30	o _C	+2	5°C	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		_	-	28	_	_	mAdc
Input Current	l _{inH}	_	_	-	350	_		μAdc
Switching Times								ns
Propagation Delay	t+-	0.6	1.8	0.6	1.7	0.6	1.9	
Į	₹-+	0.6	1.6	0.6	1.5	0.6	1.7	
Rise Time, Fall Time (10% to 90%)	t ⁺ ,t ⁻	0.6	2.2	0.6	2.1	0.6	2.3	ns


QUAD 2-INPUT NOR GATE



Number at end of terminals denotes pin number of L package. Number in parenthesis denotes pin number for F package.

SACRET (1980) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		-3	0°C	+2	5 ^o C	+8	5°C	
Characteristic	Symbol	Min	Max	Max	Max	Min	Max	Unit
Power Supply Drain Current	lΕ		-		56	-46.9		mAdc
Input Current	Lint1				350	-		μAdc
Switching Times								ns
Propagation Delay	t+-	0.6	1.6	0.6	1.5	0.6	1.7	
, ,	t ⁻⁺	0.6	1.8	0.6	1.7	0.6	1.9	
Rise Time, Fall Time (10% to 90%)	t ⁺ ,t ⁻	0.6	2.2	0.6	2.1	0.6	2.3	ns


QUAD 2-INPUT OR GATE



Number at end of terminals denotes pin number of L package. Number in parenthesis denotes pin number for F package.

		-3	o _o c	+2	5°C	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ		_		56	_		mAdc
Input Current	linH		_		350	_	_	μAdc
Switching Times								ns
Propagation Delay	t ⁺⁺	0.6	1.6	0.6	1.5	0.6	1.7	
	t	0.6	1.8	0.6	1.7	0.6	1.9	
Rise Time, Fall Time (10% to 90%)	t ⁺ ,t ⁻	0.6	2.2	0.6	2.1	0.6	2.3	ns

DUAL CLOCKED R-S FLIP-FLOP





L SUFFIX CERAMIC PACKAGE CASE 620

TRUTH TABLE

5	3	R	С	Q _{n+1}
9	5	φ	0	α _n α _n
0)	0	1	Q _n
1 -	ł	0	1	1
(כ	1	1	0
1 .	1	1	1	N.D.

 ϕ = Don't Care N.D. = Not Defined

 t_{pd} = 1.6 ns typ (510-ohm load)

= 1.8 ns typ (50-ohm load)

 $P_D = 220 \text{ mW typ/pkg (No Load)}$



F SUFFIX
CERAMIC PACKAGE
CASE 650


 $V_{CC1} = Pin 1(5)$ $V_{CC2} = Pin 16(4)$

 $V_{EE} = Pin 8(12)$

Number at end of terminal denotes pin number for L package Number in parenthesis denotes pin number for F package

		-30	o°C	+ 2!	5°C	+ 8!	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	_	-	55		-	mAdc
Input Current	linH							μAdc
Set, Reset		_	-		370		_	
Clock		_		_	225			
Switching Times								ns
Propagation Delay	t _{pd}	ŀ	İ					
Clock		1.0	2.7	1.0	2.5	1.1	2.8	
Set, Reset		1.0	2.5	1.1	2.3	1.1	2.7	
Rise Time (10% to 90%)	t+	0.8	2.8	0.8	2.5	0.9	2.9	ns
Fall Time (10% to 90%)	t-	0.5	2.4	0.5	2.2	0.5	2.6	ns


DUAL CLOCKED LATCH



Number at end of terminal denotes pin number for L package Number in parenthesis denotes pin number for F package

		-3	ooc	+2	5°C	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	_	_	55	_	-	mAdc
Input Current Data, Set, Reset	linH				370			μAdc
Clock			_	_	225	_	_	
Switching Times Propagation Delay	t _{pd}							ns
Clock Set, Reset		1.0 1.0	2.7 2.5	1.0 1.0	2.5 2.3	1.1 1.1	2.8 2.7	
Rise Time (10% to 90%)	t+	0.8	2.8	0.9	2.5	0.9	2.9	ns
Fall Time (10% to 90%)	t-	0.5	2.4	0.5	2.2	0.5	2.6	ns

MASTER-SLAVE FLIP-FLOP



TRUTH TABLE

R	S	О	С	Q _{n+1}
L	н	φ	φ	н
н	L	Φ	φ	L
н	н	Φ	φ	N.D.
L	L	L	L	a _n
L	L	L		L
L	L	L	н	Q _n
L	L	н	L	Ωn
L	L	н		н
L	L	н	н	an

φ = Don't Care
ND = Not Defined
C = C1 + C2

V_{CC1} = Pin 1(5) V_{CC2} = Pin 16(4) V_{EE} = Pin 8(12) Master slave construction renders the MC1670 relatively insensitive to the shape of the clock waveform, since only the voltage levels at the clock inputs control the transfer of information from data input (D) to output.

When both clock inputs (C1 and C2) are in the low state, the data input affects only the "Master" portion of the flip-flop. The data present in the "Master" is transferred to the "Slave" when clock inputs (C1 "OR" C2) are taken from a low to a high level. In other words, the output state of the flip flop changes on the positive transition of the clock pulse.

While either C1 "OR" C2 is in the high state, the "Master" (and data input) is disabled.

Asynchronous Set (S) and Reset (R) over-ride Clock (C) and Data (D) inputs.

Power Dissipation = 220 mW typical (No Load) $f_{Toq} = 350 \text{ MHz typ}$



L SUFFIX
CERAMIC PACKAGE
CASE 620



F SUFFIX
CERAMIC PACKAGE
CASE 650

Number at end of ter.ninal denotes pin number for L package Number in parenthesis denotes pin number for F package

		- 30	ooc	+ 2!	5°C	+85	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE			-	48	_	-	mAdc
Input Current	l _{in} H							μAdc
Set, Reset		_		-	550	-		
Clock		contr.	_		250	_		
Data		_		_	270	_		
Switching Times								ns
Propagation Delay	t _{pd}	1.0	2.7	1.1	2.5	1.1	2.9	
Rise Time (10% to 90%)	t+	0.9	2.7	1.0	2.5	1.0	2.9	ns
Fall Time (10% to 90%)	t-	0.5	2.1	0.6	1.9	0.6	2.3	ns
Setup Time	^t S''1''	_		0.4			-	ns
	ts"0"	-	-	0.5			-	
Hold Time	^t H"1"	_	_	0.3	_		_	ns
	^t H''0''	_	_	0.5				
Toggle Frequency	f _{Tog}	270	-	300	-	270		MHz

FIGURE 1 - TOGGLE FREQUENCY WAVEFORMS




FIGURE 2 - MAXIMUM TOGGLE FREQUENCY (TYPICAL)





Figure 2 illustrates the variation in toggle frequency with the dc offset voltage ($V_{\mbox{\footnotesize Bias}}$) of the input clock signal.

Figures 4 and 5 illustrate minimum clock pulse width recommended for reliable operation of the MC1670.

FIGURE 3 – TYPICAL MAXIMUM TOGGLE FREQUENCY versus TEMPERATURE



TA, AMBIENT TEMPERATURE (°C)

Temperature	-30°C	+25°C	+85 ⁰ C
V _{Bias}	+0.660 Vdc	+0.710 Vdc	+0.765 Vdc

Note: All power supply and logic levels are shown shifted 2 volts positive.

FIGURE 4 – MINIMUM "DOWN TIME" TO CLOCK OUTPUT LOAD = 50 Ω






FIGURE 5 – MINIMUM "UP TIME" TO CLOCK OUTPUT LOAD = $\mathbf{50}\Omega$



TRIPLE 2-INPUT EXCLUSIVE-OR GATE



V_{CC1} = Pin 1(5) V_{CC2} = Pin 16(4) V_{EE} = Pin 8(12)

 $t_{pd} = 1.1$ ns typ (510 ohm load) = 1.3 ns typ (50 ohm load) $P_D = 220$ mW typ/pkg Full Load Current, $I_L = -25$ mAdc max



L SUFFIX
CERAMIC PACKAGE
CASE 620




F SUFFIX
CERAMIC PACKAGE
CASE 650

Number at end of terminal denotes pin number for L package. Number in parenthesis denotes pin number for F package.

			-30°C		+25°C		+85°C		
Characteristic	:	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Curr	ent	ΙE	_		_	55		_	mAdc
Input Current	Input Current								μAdc
	A Inputs	linH	_	_	-	350			
	B Inputs	linH	-	-	-	270		-	
Switching Times									ns
Propagation Delay	A Inputs {	t++,t-+ t+-,t		2.0	-	1.8	-	2.3	
	~ mpars)	t+-,t		2.1		1.9		2.4	
	B Inputs {	t++,t-+ t+-,t		2.5	-	2.3		2.8	
		t+-,t	-	2.5	-	2.3		2.8	
Rise Time (10% to 90	Rise Time (10% to 90%)			2.7		2.5	_	2.9	ns
Fall Time (10% to 90%	%)	t~		2.4		2.2	_	2.6	ns

TRIPLE 2-INPUT EXCLUSIVE-NOR GATE



A

L SUFFIX CERAMIC PACKAGE CASE 620

V_{CC1} = Pin 1(5) V_{CC2} = Pin 16(4) V_{EE} = Pin 8(12)

 t_{pd} = 1.1 ns typ (510-ohm load) = 1.3 ns typ (50 ohm load) P_D = 220 mW typ/pkg Full Load Current, I_L = -25 mAdc max



F SUFFIX
CERAMIC PACKAGE
CASE 650

Number at end of terminal denotes pin number for L package. Number in parenthesis denotes pin number for F package.

			-30°C		+25 ^o C		+85°C		
Characteristic	Characteristic		Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Curre	ent	۱E			-	55	ata -		mAdc
Input Current									μAdc
	A Inputs	linH				350			
	B Inputs	† _{inH}				270			
Switching Times									ns
Propagation Delay	A Inputs {	t++,t-+	_	2.0	-	1.8		2.3	
	A Hibars	t++,t-+ t+-,t		2.1		1.9		2.4	
	B Inputs {	t++,t-+		2.5	-	2.3		2.8	
	B Luburs {	t+-, t		2.5		2.3		2.8	
Rise Time (10% to 90%)		t+		2.7	-	2.5		2.9	ns
Fall Time (10% to 90%	Fall Time (10% to 90%)			2.4		2.2	-	2.6	ns

BI-QUINARY COUNTER

The MC1678 is a four-bit counter capable of divide-by-two, divide-by-five, or divide-by-10 functions. When used independently, the divide-by-two section will toggle at 350 MHz typically, while the divide-by-five section will toggle at 325 MHz typically. Clock inputs trigger on the positive going edge of the clock pulse.

Set and Reset inputs override the clock, allowing asynchronous "set" or "clear". Individual Set and common Reset inputs are

provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.


DC Input Loading Factor

R = 2.40 C1 = 0.77

C2 = 1.23 S = 1.00

DC Output Loading Factor = 70
Power Dissipation = 750 mW typ

f_{Tog} = 350 MHz typ



COUNTER TRUTH TABLES

 $\begin{array}{c} \textbf{BCD} \\ \text{(Clock connected to C1} \\ \text{and $\overline{\Omega}0$ connected to C2)} \end{array}$

COUNT	Ω0	Q1	Q2	Q 3
0 1 2 3	ILIL	LLII	L L L	L L L
4 5 6 7	דרבר	L H H	IIII	
8 9	L	L	L	нн

BI-QUINARY

(Clock connected to C2 and $\overline{Q}3$ connected to C1)


COUNT	Q1	Q2	Q3	0.0
0 1 2 3	JIJI	LILL	L L	LLL
4 5 6 7	LLTL	LLH	HLLL	LIII
8 9	ΗL	ΗL	LH	Н


R-S

С	R	s	Q _{n+1}								
Φ	L	L	Q _n								
φ	н	L	L								
Φ	L	н	н								
Φ	н	н	ND								

φ = Don't Care ND = Not Defined

COUNTER STATE DIAGRAM - POSITIVE LOGIC






ELECTRICAL CHARACTERISTICS


		- 30	o°C	+2!	5°C	+85°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_		_	200	_	_	mAdc
Input Current	linH							mAdc
Reset			-		1.00		-	
C2		_		-	0.70	-		
Set, Clock		_	_		0.45	-	_	
Switching Times								ns
Propagation Delay	tpd							
Clock to $\overline{Q}0$, $Q0$		1.0	2.9	1.0	2.7	1.0	3.1	
C2 to Q1, Q2, Q3, Q3		1.0	3.2	1.0	3.0	1.0	3.4	
Set, Reset		2.0	3.9	2.0	3.7	2.0	4.1	
Rise Time (10% to 90%)	t+	1.0	2.9	1.0	2.7	1.0	3.1	ns
Fall Time (10% to 90%)	t-	1.0	2.8	1.0	2.6	1.0	3.0	ns '
Toggle Frequency	f _{Tog}							MHz
Q0		260	_	300	-	260	_	
Q3		250		275		250		

APPLICATIONS INFORMATION

With the addition of a single gate package, the MC1678 will count in a fully synchronous mode, as shown below.




DUAL 4-5-INPUT OR/NOR GATE



Number at end of terminal denotes pin number for L package Number in parenthesis denotes pin number for F package

		-30°C		+25°C		+85°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	_		30	_	_	mAdc
Input Current	linH	_		_	350	_	_	μAdc
Switching Times								ns
Propagation Delay	tpd	0.5	1.5	0.5	1.3	0.5	1.5	
Rise Time, Fall Time (10% to 90%)	t+,t-	0.5	1.6	0.5	1.4	0.5	1.6	ns

UHF PRESCALER TYPE D FLIP-FLOP



Number at end of terminal denotes pin number for L package Number in parenthesis denotes pin number for F package

		-30°C +25°		+25°C	;	+85 ⁰ C			
Characteristic	Symbol	Min	Max	Min		Max	Min	Max	Unit
Power Supply Drain Current	ΙE	-		_		59	_	-	mAdc
Input Current	linH								μAdc
Pins 7,9				_		250	-	-	
Pins 11,12			-	_		270	_	_	
Switching Times				Min	Тур	Max			ns
Propagation Delay	t _{pd}				1.5				
Rise Time, Fall Time (10% to 90%)	t+,t-	-			1.3	_	-		ns
Setup Time	t _{setup}	_	_	-	0.3				ns
Hold Time	^t hold	_	_	_	0.3			_	
Toggle Frequency	f _{Tog}	500		500	540		500	_	MHz






FIGURE 1 - TOGGLE FREQUENCY TEST CIRCUIT





Note: All power supply and logic levels are shown shifted 2 volts positive.


QUAD LINE RECEIVER





L SUFFIX CERAMIC PACKAGE CASE 620

V_{CC1} = Pin 1 (5) V_{CC2} = Pin 16 (4) V_{EE} = Pin 8 (12)



 P_D = 220 mW typ/pkg (No Load) Full Load Current, I_L = -25 mAdc max



F SUFFIX
CERAMIC PACKAGE
CASE 650

Numbers at ends of terminals denote pin numbers for L package Numbers in parenthesis denote pin numbers for F package $\,$

		-30	-30°C		o _C	+85		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_			50	1000		mAdc
Input Current	lin			-	250			μAdc
Input Leakage Current	1 _R	_			100		, commen	μAdc
Reference Voltage	V _{BB}	- 1.375	-1.275	-1.35	-1.25	-1.30	-1.20	Vdc
Switching Times Propagation Delay	t ⁻⁺	0.6 0.6	1.6 1.8	0.6 0.6	1.5 1.7	0.6 0.6	1.7 1.9	ns
Rise Time, Fall Time (10% to 90%)	t ⁺ ,t ⁻	0.6	2.2	0.6	2.1	0.6	2.3	ns

APPLICATION INFORMATION

The MC1692 quad line receiver is used primarily to receive data from balanced twisted pair lines, as indicated in Figure 1. The line is driven with a MC1660 OR/NOR gate. The MC1660 is terminated with 50 ohm resistors to -2.0 volts. At the end of the twisted pair a 100 ohm termination resistor is placed across.

the differential line receiver inputs of the MC1692. Illustrated in Figure 2 is the sending and receiving waveforms at a data rate of 400 megabits per second over an 18 foot twisted pair cable. The

waveform picture of Figure 3 shows a 5 nanosecond pulse being propagated down the 18 foot line. The delay time for the line is 1.68 ns/foot.

The MC1692 may also be applied as a high frequency schimitt trigger as illustrated in Figure 4. This circuit has been used in excess of 200 MHz. The MC1692 when loaded into 50 ohms will produce an output rising edge of about 1.5 nanoseconds.

FIGURE 1 - LINE DRIVER/RECEIVER




FIGURE 2 - 400 MBS WAVEFORMS





FIGURE 3 - PULSE PROPAGATION WAVEFORMS



VEE --5 2 V 1(0.01 µF MC1692 6 3 \$ 50 MC1692 0.01 0.01 50 € \sim 500 \sim 100 V_{TT}

FIGURE 4 - 200 MHz SCHMITT TRIGGER

4-BIT SHIFT REGISTER

FLIP-FLOP TRUTH TABLE

Г	Inp	uts		Output
D	С	R	S	Qn
0 0 0	0	0	0 1 0 1	Q_{n+1}
0	0	0	1	1
0	0 0 0	1	0	1 0
0	0	1	1	•
0	1	0	0	0
0	1	0 0 1	1	1
0 0 0	1	1	0	0 1 0
0	1	1	1	•
1	0	0	0	Q _{n-1} 1 0
1	0	0		1
1	0 0	1	0	0
1	0	1	1	•
1	1	0	0	1
1 1 1	1	0 0 1 1		1
1	1	1	0	0
1	1	1	1	


V_{CC1} = 1 V_{CC2} = 16 V_{EE} = 8 The MC1694 is a 4-Bit register capable of shift rates up to 325 MHz (typical) in the shift-right mode, accepting serial data at either data input D1 or D2. A master reset and individual set inputs override the clock allowing asynchronous entry of information.

DC Input Loading Factors
Reset = 2.5 Set = 1.0
Clock = 1.6 Data = 0.9

DC Output Loading Factor = 70

Total Power Dissipation = 750 mW typ/pkg Shift Frequency = 325 MHz typ

*Output State Undefined





L SUFFIX
CERAMIC PACKAGE
CASE 620


		-30°C		+2	5°C	+85°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ		-		200	-	_	mAdc
Input Current	linH							mAdc
Pin 9		-			1.0	-		
Pin 7					0.75			
Pins 2,3,6,10					0.6		-	
Pins 14,15			-		0.5			
Switching Times								ns
Propagation Delay	t _{pd}				1			
Clock	·	1.0	3.2	1.0	3.0	1.0	3.4	
Set, Reset		2.0	3.9	2.0	3.7	2.0	4.1	
Rise Time (10% to 90%)	t+	1.0	2.9	1.0	2.7	1.0	3.1	ns
Fall Time (10% to 90%)	t-	1.0	2.8	1.0	2.6	1.0	3.0	ns
Shift Rate		240	-	275		250		MHz

1-GHz DIVIDE-BY-FOUR PRESCALER

The MC1697 is a divide-by-four gigahertz prescaler in an 8 pin plastic package. The clock input requires an ac coupled driving signal of 800 mV amplitude (typical). The clock toggles two divide-by-two stages, and the complementary outputs (50% duty cycle) are taken from the

second stage. The complementary outputs are capable of driving 50-ohm lines.

Pin 6 is available for connection of a decoupling capacitor to ground. This capacitor stabilizes the reference point which is internally coupled to the clock input.




MC 1697

ELECTRICAL CHARACTERISTICS


				MC16	97P Te	st Lim	its	
		0	o _C	+ 2!	5°C	+ 75	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		-	_	57	-	_	mAdc
Toggle Frequency (high frequency operation)	fTog	1.0	_	1.0		1.0		GHz
Toggle Frequency (low frequency sine wave input)	fTog		-	_	100	-		MHz

COUNT FREQUENCY TEST CIRCUIT



Note: All power supply and logic levels are shown shifted 2 volts positive.


TIMING DIAGRAM




APPLICATION INFORMATION

The MC1697 is a very high speed divide by four prescaler designed to operate on a nominal supply voltage of -7.0 volt. In some applications it may be necessary to interface the output of the MC1697 with other MECL circuits requiring a supply voltage of -5.2 volts. One method of interfacing the circuits is shown below. This configuration is adequate for frequencies up to 1 GHz over the temperature range of $0^{\rm O}$ to +75°C. For best performance it is recommended that separate regulated supplies be used.

METHOD OF INTERFACING MC1697 WITH STANDARD MECL CIRCUITS




DIVIDE-BY-FOUR GIGAHERTZ COUNTER




Number at end of terminal denotes pin number for L package (Case 620). Number in parenthesis denotes pin number for F package (Case 650).

TIMING DIAGRAM



ELECTRICAL CHARACTERISTICS


		-30	-30 ₀ C	+25	+25°C	¥ +	+85°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	٦)	1	-	1	57	I	ı	mAdc	All inputs and outputs open except Clock = $V_{IHC} \cong -4.0 \ Vdc$
Input Current	l _{inH}							μAdc	
Reset		į	ļ	1	200	1	1		VIHmax to Reset, VIL to Enable, VFF to Clock.
Enable		1	ı	ı	265	ĺ			VILmin to reset, VIHmax to Enable, VEE to Clock.
Logic "1" Output Voltage	МОЛ	-1.085	-1.085 -0.875 -1.000 -0.810 -0.930 -0.700	-1.000	-0.810	-0.930	-0.700	Vdc	See Note (2). Or, apply P1 to Reset and VIHmax
Logic "0" Output Voltage	VOL	!	-1.630		-1.600	1	-1.555	Vdc	to Enable
Toggle Frequency (high frequency operation)	fTog	1.0	1	1.0	-	1.0	1	GHz	V _{IL} (1) to Enable.
Toggle Frequency	fTog		,	WALI	100	1	-	MHz	See Test Circuit and Application Information on next page
(low frequency sine wave)								000
input)									



① Enable input requires $V_{1L} = -2.0 \, \text{V}$ max. ② Reset counter by applying pulse P1 to pin 14, then toggle outputs by applying pulse P2 to pin 4 for 2 cycles. Hold power during pulse sequence. Hold clock input $\ensuremath{\text{@ VEE}}$.

4-48

TOGGLE FREQUENCY TEST CIRCUIT



APPLICATION INFORMATION


The MC1699 is a very high speed divide-byfour counter intended for prescaler applications. The reset provides increased flexibility for counter and time measuring requirements.

The clock input is designed to accept a capacitor-coupled sine wave signal for frequencies above 100 MHz. Below 100 MHz waveshaping is recommended to obtain good MECL III or MECL 10,000 edge speeds.

With a continuous input signal the clock can be capacitor-coupled with no problems. How-

ever, if the clock is interrupted and the clock input floats to the bias point reference voltage, the counter may oscillate. To prevent this oscillation, an external resistor can be added as shown in Figure 1. This resistor is recommended only when the clock is interrupted and serves no useful function with a continuous signal. Also, this external resistor is not required when the enable input is used to gate the clock signal.

FIGURE 1






MC10800 4-BIT SLICE

The MC10800 4-Bit ALU Slice is an LSI building block for digital processors. This circuit performs the necessary logic and arithmetic functions required to execute the various machine instructions. Each part is 4 bits wide and is "sliced" parallel to data flow. The MC10800 is fully expandable to larger word lengths by connecting circuits in parallel and features three input output data ports for maximum system flexibility.


The 4-Bit ALU Slice as shown in the block diagram contains latch/mask logic, ALU, shift network, accumulator, and bus control logic in a single bipolar circuit. Seventeen select lines are used to control all operations within the part.



MC10801 MICROPROGRAM CONTROL FUNCTION

The MC10801 Microprogram Control Function is an LSI building block for digital processor systems. This circuit controls machine operations by generating the addresses and sequencing pattern for microprogram control storage. The MC10801 is compatible with a wide range of control memory sizes and organizations. Each part is 4 bits wide and can be connected in parallel for larger memory addresses. Maximum system flexibility is maintained with 5 separate data ports.

The Microprogarm Control Function as shown in the block diagram contains a control memory address register CR0, multipurpose registers CR1-CR3, an incrementer, a subroutine LIFO, and the associated next address, status, and bus control logic in a single MECL Bipolar LSI circuit. Nine select (CS) lines and four instruction inputs (IC) control all operations within the part.




R

MC10802 TIMING FUNCTION

The MC10802 Timing Function is an LSI building block for digital processor systems. This circuit contains the logic and control lines to generate system clock phases and provides for start, stop, and diagnostic operations. Each part is 4-bits wide and can be connected in

series for greater than four phase clock systems.

The Timing Function as shown in the block diagram is composed of a four phase shifter circuit with buffered outputs. Fifteen input lines combine with Control and Start Sync logic to control all operations within the part.




MC10803 MEMORY INTERFACE FUNCTION

The MC10803 Memory Interface Function is an LSI building block for interfacing a high-speed processor system to main memory or peripheral equipment. The circuit contains the logic and storage registers for generating memory address and routing incoming or outgoing data. Each part is 4-bits wide and can be connected in parallel to meet wider system I/O word requirements. An internal ALU allows the MC10803 to also assume processor ALU responsibility for many

controller applications. Maximum system flexibility is maintained with 5 separate data ports.

The Memory Interface Function as shown in the block diagram contains six 4-bit registers, an ALU with encoded function/operand select logic, and data transfer circuitry on a single MECL bipolar LSI circuit. Fifteen select (MS) lines control register selection, 13 basic ALU functions, and 17 data transfer operations.




The MC10804 and MC10805 are bidirectional transceivers that interface MECL logic levels with TTL logic levels. Data can be transferred directly in either direction (MECL \rightarrow TTL or TTL \rightarrow MECL), and an optional gated latch is also provided. Logic levels are inverted during transfers. The MC10804 is a 4-bit version in the 16-pin package, and the MC10805 is a 5-bit version in the 20-pin package.

The MC10804 and MC10805 are members of the high performance M10800 MECL/LSI processor family. They make it possible to easily interface to MOS

memories, TTL compatible peripherals, or existing TTL subsystems.

- Bidirectional Translation
- Power Supplies: +5.0 Volts and -5.2 Volts
- TTL Three-State Outputs Sink 50 mA
- Sink 50 mA Source 5 mA

 Standard MECL 50 Ohm Drive Outputs
- Latch May Be Bypassed for High Speed
- High Capacitive MOS Drive Capability on MC10805




MC10806 DUAL ACCESS STACK

The MC10806 Dual Access Stack is an LSI building block for digital processor systems. This circuit consists of 32 words by 9 bits of memory with two independent address and data ports. The circuit is easily expandable in both the word and bit directions making it ideal in register file, scratch pad, and high-speed buffer application.

The Dual Access Stack, as shown in the block

diagram, contains a 32 x 9 memory array, two address ports, two 9-bit data input/output ports. two 9-bit output registers, address and data parity checking logic, and two error flip-flops in a single MECL Bipolar LSI circuit. Separate read, write, and output enables exist for each port to control all operations within the part.




5

MC10807 5-BIT TRANSCEIVER WITH LATCH

The MC10807 is a 5-bit bidirectional MECL transceiver bus. Data can be transferred directly in either direction (A port \rightarrow B port or B port \rightarrow A port), and an optional gated latch is also provided. The MC10807 is in a 16-pin ceramic package.

The MC10807 is a member of the high performance M10800 MECL/LSI processor family. It is designed to provide bidirectional exchange of MECL level signals in multiprocessor installations, or multiplexing of buses to a single processor.

- MECL 10.000 Levels
- Bidirectional Data Transfer
- Standard MECL 50 Ohm Drive Outputs
- Latch May Be Bypassed for High Speed
- Temperature Range − -30° to +85°C
- 16-Pin CERDIP Package




MC10808 PROGRAMMABLE MULTI-BIT SHIFTER

The MC10808 Programmable Multi-Bit Shifter is 16 bits wide and is fully expandable in a shifter array to handle any number of bits.

There are 16 data inputs and 16 data outputs for shifting the data under the control of 4 scale factor inputs that specify the number of positions the input data should be shifted or rotated. A sign bit input is used

for arithmetic shift right or left and sign extend operations. There are 3 shift select inputs that are used to select the appropriate shifting function.

The data outputs of the MC10808 can be disabled for wire-ANDing (negative logic) other device outputs by selecting the sign bit at all the outputs (SBO function) and forcing the sign bit to a negative logic "1".




MC10318 HIGH-SPEED MECL DIGITAL-TO-ANALOG CONVERTER

Intended for applications in instrumentation, communication and television broadcasting, the MC10318 is an eight-bit accurate D/A converter operating at speeds above 10 MHz. The inputs are compatible with MECL 10K

series logic while the complementary current sink outputs feature current of up to 50 mA. Devices are specified to be 8-bit (\pm 1/2 LSB) accurate, monotonic and operate over a $-30\,^{\circ}$ C to 85 $^{\circ}$ C temperature range.

TYPICAL MC10318 TO MC10800 PROCESSOR INTERFACE






MC10800 MC10800M


INTRODUCTION


The MC10800 4-Bit ALU Slice is an LSI building block for digital processors. This circuit performs the necessary logic and arithmetic functions required to execute the various machine instructions. Each part is 4 bits wide and is "sliced" parallel to data flow. The MC10800 is fully expandable to larger word lengths by connecting circuits in parallel and features three input/output data ports for maximum system flexibility.

The 4-Bit ALU Slice as shown in the block diagram below contains latch/mask logic, ALU, shift network, accumulator, and bus control logic in a single bipolar circuit. Seventeen select lines are used to control all operations within the part.

The MC10800M is intended for applications having an ambient temperature range beyond the standard -30° to $+85^{\circ}$ C. Performance data is provided for -55° C ambient and $+150^{\circ}$ C junction temperature.







(Replaces ADI 364)

TABLE OF CONTENTS

		Page
١.	Introduction	. 1
П.	System Overview	3
Ш.	Table of Pin Designations	4
۷I.	Architectural Description	5
V.	Functional Description. A. Select Line Operation. B. ALU Logic Function Set. C. ALU Arithmetic Function Set D. Data Routing Function Set	8 12 13
VI.	Electrical Parameter. A. D.C. Parameter B. A.C. Parameter C. Waveforms D. Test Configurations	15 17 19
VII.	Package Information	20

IMPORTANT FEATURES

- 1. Powerful ALU
 - a. Full binary and BCD arithmetic.
 - b. A and \emptyset input data words treated equal.
 - c. All logic functions.
 - d. Internal lookahead carry with propagate and generate outputs.
- 2. Internal shift network.
 - a. Left and right logic shift.
 - b. Sign protect for arithmetic shift.
- 3. Versatile bus structure.
- 4. Master-slave accumulator for temporary storage.
- 5. Interfaces with MECL 10,000 register file circuits.
- 6. All necessary status outputs: overflow, zero detect, carry out, and sign bit.
- 7. Parity outputs for binary operations.
- 8. Full masking of Ø bus to A bus is provided in the latch/mask network.
- 9. Each part is 4 bits wide and the circuits can be operated in parallel to form any word size in increments of 4 bits.

M10800 LSI FAMILY DEVICES:

P/N	Description
MC10800	4-Bit ALU Slice
MC10801	Microprogram Control Function
MC10802	Timing Function
MC10803	Memory Interface Function

COMPATIBLE MOTOROLA MECL MEMORIES:

MCM10143	8 x 2 Multiport Register File
MCM10144	256 × 1 RAM
MCM10145	16 x 4 RAM
MCM10146	1024 × 1 RAM
MCM10147	128 × 1 RAM
MCM10149	256 x 4 PROM

COMPATIBLE LOGIC:

ECL 10,000: 100 Circuits, Industry-wide

ABSOLUTE MAXIMUM RATINGS (see Note 1)

RATING	ì	SYMBOL	VALUE	UNIT
Supply Voltage		V _{EE}	-8 to 0	Vdc
(V _{CC} = 0)		V _{TT}	-4 to 0	Vdc
Input Voltage	S td	V _{in}	0 to V _{EE}	Vdc
(V _{CC} = 0)	Bus	V _{in}	Note 2	Vdc
Output Source	Cont	10	< 50	mAdc
Current	Surge		<100	mAdc
Storage Temp.		T _{stg.}	-55 to +150	°c
Junction Temp.		Τj	165	°c

NOTE: 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device realiability.

NOTE: 2. Input voltage limit is $V_{\mbox{CC}}$ to -2 Volts when the bus is used as an input and the output drivers are disabled.

 $oldsymbol{\mathsf{M}})$ MOTOROLA Semiconductor Products Inc. -

SYSTEM OVERVIEW

Certain basic functional building blocks, as shown in Figure 1, are characteristic of high performance processors. These building blocks can be resolved into LSI circuits which, by proper use of control memory programming and circuit function select lines, will fit a wide range of system requirements. The Motorola M10800 family of LSI processor circuits is designed to provide these functional blocks and not limit the final system to any given system size or architecture.


The ALU block in Figure 1 is filled by the MC10800 4-Bit ALU Slice. This circuit combines the mask logic, ALU, shift network, and accumulator to give a very powerful function set. In addition, the data routing paths and data 1/0 ports allow numerous options when configuring a system. When designing with the MC10800 function set it is possible to accomplish in a single pass what would require mulitple passes with other ALU

In the M10800 Family, the register file has been made a separate block from the ALU, because modern systems use a wide range of register file sizes - varying between 4 and 256 working registers. With high speed MECL RAM and register file circuits available, the designer is permitted to specify the optimum register file size and configuration for his particular system. Storage registers are available in the MC10801 Microprogram Control Function and MC10803 Memory Interface Function for special purpose functions such as instruction register, status register, program counter, index register, and stack pointer.

Virtually all modern computers use a microprogrammed instruction set. Microprogramming permits emulating machines, updating systems by increasing capability, modifying systems to meet specific customer requirements, and designing to take advantage of existing software. The MC10801 Microprogram Control Function contains the logic needed to address and sequence through microprogram storage. Each MC10801 is 4 bits wide and can be operated in parallel for larger control memory address words. The necessary storage, logic, and I/O is provided to generate next control memory address and handle status, branching, and interrupt functions.

One of the penalties normally paid to gain the advantages of microprogramming is system speed. Each processor instruction requires several microprogram steps. The Motorola M10800 LSI family makes use of MECL 10,000 circuit technology and interfacing to attain fast microprogram cycle times. In addition, other features of the family (such as a powerful ALU function set in the MC10800 and independent memory addressing in the MC10803), minimize the number of microprogram steps per system instruction. With the M10800 bipolar LSI family, it is possible to build fast microprogrammed systems which outperform dedicated hardwired systems using a slower technology.

FIGURE 1 - MICROPROGRAMMED PROCESSOR



The Control Memory block in Figure 1 is a separate section of the system, best selected by the designer, Any microprogram storage included on the LSI circuits results in design constraints. Microprogram storage can vary up to several thousand words, depending on system complexity, and is best built with individual MECL PROMs such as the MCM10149, or MECL RAMs such as the MCM10144 or MCM10146.

Any processor system must have access to external information from such sources as main memory, peripherals, and bulk storage. In the M10800 Family this chore is handled by the M10803 Memory Interface Function. This circuit is 4 bits wide and contains the necessary memory data and address storage. In addition, there are registers and an ALU for performing the various modes of memory addressing.

The MC10802 Timing Function ties the other function blocks together. This part provides the various clock phases as needed and makes it easy to interface to a manual test or control panel. As with other parts in the M10800 Family, the MC10802 is fully programmable for maximum system flexibility.

The Motorola M10800 circuits interface directly with all parts in the MECL 10,000 family. This provides a source for high speed ECL memories and interface circuits for MOS memories. It allows special hardware functions to be constructed for maximum system performance. MECL 10,000 MSI circuits can be used to multiplex status inputs for branch conditions, format priority interrupts, and build high speed array multipliers.

Versatility is a main point of the M10800 Family. The block diagram in Figure 1 is intended to illustrate the purpose of the various LSI functions and not restrict the designer to any particular system configuration or application.



 (\mathcal{M}) MOTOROLA Semiconductor Products Inc. -

Pin Designation	Pin Number	Description
A0	29	Data Bus A — LSB Input
A1	32	Data Bus A — NLSB Input
A2	34	Data Bus A — NMSB Input
A3	30	Data Bus A – MSB Input
ØB0	23	Output Bus - LSB I/O
ØB 1	22	Output Bus - NLSB I/O
ØB2	21	Output Bus – NMSB I/O
ØB3	20	Output Bus — MSB I/O
IB0	13	Input Bus - LSB I/O
IB1	14	Input Bus - NLSB I/O
IB2	15	Input Bus – NMSB I/O
IB3	16	Input Bus – MSB I/O
AS0	37	Y Input Mux - Select Input
AS1	38	Y Input Mux - Select Input
AS4	39	Increment/Decrement by 2 - Select Input
AS2	40	X Input Mux - Select Input
AS3	35	X Input Mux — Select Input
AS5	33	Output Bus Control & A Input Mux - Select Input
AS6	31	Output Bus Control & A Input Mux – Select Input
AS10	41	Add/Subtract - Select Input
AS11	42	Binary/BCD - Select Input
AS12	43	Arithmetic/Logic Mode — Select Input
C _{in}	44	Carry Input
C _{out}	3	Carry Output
PG	5	Group Propagate Output
GG	4	Group Generate Output
OF	6	Overflow Output
PC	2	Parity of Carries Output
PR	10	Parity of Result Output
ZD	11	Zero Detect
AS7	45	Shift Network — Source Select Input
AS13	47	Shift Network — Function Select Input
AS14	46	Shift Network — Function Select Input
R4	9	Shift Network - MSB I/O
R-1	8	Shift Network - LSB I/O
AS9	19	Accumulator Mux & Input Bus Control — Select Inpu
AS15	18	Accumulator Mux & Input Bus Control — Select Inpu
AS8	28	Input Bus Driver — Enable Input
CLK	27	Accumulator - Clock Input
AS16 (LC)	26	Output Bus Latch - Clock Input
VEE	1	-5.2 Volt Supply
VEE	24	-5.2 Volt Supply
VTT	25	-2.0 Volt Supply
VTT	48	-2.0 Volt Supply
VCC	12	Ground
VCC	36	Ground
Vcco	7	Ground
Vcco	17	Ground



 $\stackrel{\textstyle igotimes}{\textstyle igotimes}$ MOTOROLA Semiconductor Products Inc. –

ARCHITECTURAL DESCRIPTION


Data enters and exits the MC10800 4-Bit ALU Slice through the A bus, Output (\emptyset bus), and Input (I bus) as shown in Figure 2. The \emptyset bus and I bus are bidirectional, while the A bus is an input port only. These ports are each 4 bits wide requiring that MC10800s be operated in parallel for larger word lengths, single bit data paths $C_{\rm in}$, $C_{\rm out}$, R-1, and R4 are used to interconnect parallel MC10800s. The circuit contains two storage elements; the \emptyset bus latch controlled by the latch clock (LC) and the accumulator controlled by the master clock (CLK). The remaining terminals in Figure 2 are status outputs and are used for second level look-ahead carry or for generation of processor condition codes. The individual blocks and I/O terminals in Figure 2 are described

Latch/Mask Network

The latch/mask network controls data to one input port of the Arithmetic Logic Unit. The holding latch is positioned to provide temporary storage for data entering through the Output Bus port. The latch clock input (LC) controls the latch operation. When not latched, data ripples through the latch and need not be clocked.

For microprocessor and microcontroller applications, it is desirable to be able to mask data entering a machine. The latch/mask network incorporates this feature. By using the mask select lines, it is possible to mask data on the Output Bus with the A Bus using the logic AND and logic OR functions.

FIGURE 2 – 4-BIT ALU SLICE – MC10800 DATA, STATUS AND CLOCK



M

Arithmetic Logic Unit

The Arithmetic Logic Unit (ALU) combined with the latch/mask network has the capability of perfoming logic operations, binary arithmetic, and BCD arithmetic on combinations of one, two, or three variables. These variables are the A bus, output bus latch, and accumulator. Variables are treated equally in both binary and BCD formats (A bus minus Ø bus and Ø bus minus A bus). BCD arithmetic operations are incorporated internally within the ALU and the BCD functions do not compromise system speed.

The ALU incorporates a 9's complement circuit to generate the necessary BCD complement function. The 9's complementer is used with BCD subtract and 9's complement instructions and the circuit is automatically enabled when these functions are selected.

The ALU section of the 4-Bit Slice provides the logic for overflow and carry out. Overflow provides the two's complement overflow of binary addition and subtraction. Overflow is also generated in the shift network and is the exclusive OR of the MSB and NMSB during a shift left operation. Carry out functions for both binary and BCD operations. If second level look-ahead carry is not used, the carry out of one 4-Bit Slice is connected to carry in of the following slice circuit for ripple carry.

The ALU generates the group propagate, group generate, and parity of carry outputs. Group propagate and generate are used for external look-ahead carry between 4-Bit Slice circuits. The propagate and generate outputs operate with both BCD and binary functions. Parity of carries is used for arithmetic error checking and is generated by the exclusive-ORing of $C_{\rm in}$, carry from the LSB, carry from the NLSB, and carry from the NMSB.

Shift Network

The shift network following the ALU performs the data shift operations within the 4-Bit Slice. Select lines to the shift network control shift left, logic shift right, arithmetic shift right, and ripple through.

The arithmetic shift right provides sign protection for arithmetic shift operations. Only MSB is affected during an arithmetic shift right (towards the LSB), the most significant bit is repeated. R-1 and R4 input/outputs are brought out and are used for shift expansion when interconnecting 4-Bits Slice circuits. The zero detect is derived from the shift network outputs and detects the binary or BCD all zero state. Parity of results is also generated in the shift network. This output, used for parity checking, is generated by exclusive-ORing the shift outputs.

Input Bus Control

The input bus control manipulates the source of data to the Input Bus port. The input bus can receive data from either the shift network or the accumulator. In addition, this control circuit can inhibit data from being routed to

the input bus. This allows the input bus to enter data into the accumulator or to be used for other system functions not related to the 4-Bit Slice.

Accumulator/Multiplexer

The master-slave accumulator provides for high speed iterative computer operations. These can include repeated add with accumulated sum, multiply, divide, and multiple shift operations. A multiplexer circuit feeds the accumulator from one of three possible sources as controlled by select lines. These sources are the results of the shift network, the input bus, or the output bus. A fourth condition inhibits the accumulator clock and stored data is retained. Data is entered on the rising (VOL to VOH) clock edge.

Output Bus Control

The output bus control section distributes the outputs of the accumulator to various points in the 4-Bit slice. Select lines route the accumulator to either the A input multiplexer or to the output bus. In addition, the accumulator can be routed to the ALU for mask and compare type operation. A fourth state of the output bus control inhibits the accumulator from going to any of the three above destinations.

A Input

The A input consists of four pins, A0, A1, A2, and A3 which serve as input data paths to the arithmetic logic unit. These inputs are designed to operate in a negative logic data format with a MECL VOL being a logic 1. Because of the BCD functions, the 4-Bit Slice does not directly accept both positive and negative logic formats. The inputs are designated with A0 as the least significant of the 4 bits in the circuit and A3 as the most significant bit.

Output Bus

The output bus consits of four terminals, Ø80 through Ø83, which function as both data inputs and data outputs. As with the A input, the output bus pins are in negative logic and Ø80 is the least significant bit within the part. The output bus when used as an input is routed to the holding latch, and accumulator multiplexer. As an output port, these terminals are used to connect data in the accumulator to the output bus as shown in Figure 2.

Input Bus

The input bus consists of four terminals, IBO through IB3, which function as both data inputs and data outputs. As with the A buffer and the output bus, the input bus pins are in negative logic and IBO is the least significant bit within the part. The input bus when used as an input is routed to the accumulator. As an output port, these terminals are used to connect data from either the accumulator or shift network results to the input bus as shown in Figure 2.



Carry In

Carry in, C_{in}, is used to interconnect 4-Bit Slice circuits in a system. For ripple carry, carry in is connected to carry out of the preceding 4-Bit Slice. When look-ahead carry is incorporated, the carry in is connected to the look-ahead carry logic.

Carry in is only used for arithmetic operations and has no effect on any logic operation. The carry in functions for both binary and BCD arithmetic operations. Carry in operates in a negative logic mode with $V_{\mbox{\scriptsize OL}}$ being a logic 1.

Carry Out

Carry out, C_{Out}, signals that the calculated value within the ALU has exceeded the maximum capacity of the four ALU output lines. Any binary total over count 15 (1111) or BCD total over count 9 (1001) results in a carry out. When ripple carry is used, carry out is connected to carry in of the following 4-Bit Slice.

Shift Interconnects R-1 and R4

R-1 and R4 are provided to interconnect 4-Bit Slice circutis for shift operations. R-1 and R4 function as both inputs and outputs depending on the shift direction. For a shift left (toward the MSB) R-1 is an input for the R0 bit and R4 is an output for the MSB. For a logic shift right R-1 is an output for the LSB and R4 is an input to R3. MSB is also connected to R4 during a no shift operation and during an arithmetic shift right. This allows R4 to be used as a status output for sign detection. When not used as outputs, the internal drivers for R-1 and R4 are held at a negative logic 1 so the shift interconnects can function as inputs using the MECL emitter dot. See Table 1.

TARLE 1

	I/O FUNC	TION
SHIFT OPERATION	R-1	R4
Shift Left No Shift Logic Shift Right Arithmetic Shift Right	Shift Input Not Used Shift Output Shift Output	Shift Output MSB Output Shift Input MSB Output

Group Propagate and Group Generate

The group propagate, PG, and group generate, GG, outputs are used in conjunction with external look-ahead carry logic for faster system operation. Using this technique, the carry in signals to the 4-Bit Slice circuits are generated faster than with ripple carry. The propagate output goes to the logic 1 when the maximum number value occurs on the ALU outputs. This is count 15 (1111) for binary functions and count 9 (1001) for BCD functions. For binary functions, generate occurs with any value of 16 (10000) or larger and for BCD functions any number value of 10 (10000) or larger.

Group propagate and group generate outputs are used only for arithmetic operations in a system to allow faster generation of carry in signals. They serve no function for ALU logic operations.

Overflow OF

Overflow is used only with two's complement arithmetic and shows that the maximum system word or byte value has been exceeded. In a system, only the overflow output from the 4-Bit Slice operating on the most significant bits of the data word is used.

In addition to overflow caused by an ALU operation, it is possible to have overflow as a result of a shift left (toward the MSB) in the shift network. This happens when the sign bit is changed as a result of the shift left operation.

Normally the overflow of the ALU and shift network are ORed together so that either causes an overflow condition. The exception to this occurs when the accumulator is routed to the shift network inputs. At this time, the ALU overflow is inhibited from the OF output. Overflow is not used with BCD arithmetic.

Zero Detect ZD

Zero detect signals the all zero condition (0000) at the output of the shift network. Zero detect functions for logic operations, binary arithmetic, and BCD arithmetic operations within the ALU. By having the zero detect at the output of the shift network, it is possible to detect zero status after a shift has been performed. Zero detect is defined by the following equation:

$$ZD = \overline{R0} \cdot \overline{R1} \cdot \overline{R2} \cdot \overline{R3}$$

where $\overline{R0}$ through $\overline{R3}$ are the internal outputs from the shift network.

Parity Outputs PAR CAR and PAR RES

Parity bits are used to detect system errors in data handling. With a single parity bit, it is possible to detect a single bit error or any combination of an odd number of bit errors.

For parity checking binary arithmetic operations, two parity points are generated in the MECL 4-Bit Slice. These are parity of carries (PAR CAR) and parity of results (PAR RES). Parity of carries is the parity of the individual bit carries internal to the slice.

PAR CAR = C IN \oplus C0 \oplus C1 \oplus C2

Parity of results is the parity of the individual result bits at the output of the shift network.

PAR RES = RO R1 R2 R3

Accumulator Clock CLK

The accumulator is constructed of master-slave flip flops and must be clocked to change stored data. As is characteristic of MECL flip flops, the accumulator is clocked on the positive going (VOL to VOH) clock edge. At that time, data on the accumulator inputs is transferred to the accumulator outputs.


Signals on the accumulator inputs can change at any time with the clock input at either logic state and not change accumulator outputs. The only restriction on changing accumulator inputs is during the set up and hold time near the positive going clock edge.



 $^{(\!\mathcal{M}\!)}$ MOTOROLA Semiconductor Products Inc. -

Latch Clock AS16

Latch clock AS16 controls the storage of data in the holding latch on the output bus. When the latch clock is at V $_{IH}$ data ripples through the latch, interconnecting the output bus with the ALU inputs. When AS16 is at V $_{OL}$ data is stored in the latch and latch outputs are not affected by any changes in information on the output bus.



SELECT LINE OPERATION

Y Input Mux Select Inputs AS0 and AS1

ASO and AS1 control the source of data to the Y-Input mux of the ALU. These select lines allow selection of either the A Input Mux, the output bus, all logic 0 or all logic 1 bits. Table 2 illustrates the operation of these two select lines.

The ALU Y input is also the port for entering accumulator data into the ALU. This is accomplished by setting ASO and AS1 to a logic 0 and enabling the accumulator with AS5 and AS6 as described in Table 4 and Table 5.

TABLE 2

	AS0	AS1	ALU Y INPUT
	0	0	LOGIC 0
i	0	1	OUTPUT BUS LATCH
	1	0	A INPUT MUX
	1	1	LOGIC 1



 $m{\mathsf{M}}$ MOTOROLA Semiconductor Products Inc. -

Increment/Decrement by 2 Select Input AS4

Select line AS4 is used to give the MECL 4-Bit Slice an increment or decrement by 2 function capability. When this input is held at a logic 1 (VOL) it has no effect on the circuit. When at a logic 0, it is used with AS0 and AS1 to force a code 0010 (plus 2) or 1110 (minus 2) on the Y input of the ALU. In a system, this input would normally be used only with the 4-Bit Slice operating on the least significant bits in a word or byte. However, other slice locations could also be used to add such constants as 2, 32, 34, 512, 544, 546, etc. AS4 operation with AS0 and AS1 is shown in Table 3.

Output Bus Control and A Input Mux Select Inputs AS5 & AS6

Select lines AS5 and AS6 control the destination of the accumulator output. The accumulator can be routed to five locations in the MECL 4-Bit Slice. Three locations, the output bus, the ALU A input, the ALU ACC input are controlled by AS5 and AS6. A fourth state of AS5 and AS6 inhibits the accumulator from any of these three destination. Other destinations for the accumulator are the input bus as described in the section on AS9 and AS15 and to the shift network inputs as controlled by AS7. (Table 9 and Table 11).

When drivers to the output bus are not enabled by AS5 and AS6, they are forced to a logic 1 (V_{OL}) so this bus can take advantage of the MECL emitter dotting. The accumulator input to the ALU requires a logic 0 when not used as a data input.

AS5• $\overline{\rm AS6}$ enables the accumulator on the 0 Bus. The MC10800 can simultaneously output the accumulator contents onto the system 0 Bus and input the accumulator contents to the 0 Bus port of the ALU. Only external data on the 0 Bus is ANDed to the accumulator contents when AS5• $\overline{\rm AS6}$ is selected.

The MC10800 A bus terminals are input only and AS5 and AS6 select either the A bus inputs or the accumulator to the ALU A input.

Logic State $\overline{\text{AS5}} \cdot \text{AS6}$ operates in conjunction with AS0 and AS1 to enter data into the ALU Y input. The output of the Y-input mux is logically ORed to the accumulator ALU input. Table 5 illustrates the operation of these select lines.

X Input Mux Select Inputs AS2 and AS3

Select lines AS2 and AS3 control the data path to the other ALU input (X input). These lines can select either the A bus or the output bus. In addition, AS2 and AS3 provide masking capability within the 4-Bit Slice. These select lines control the logic functions — (A bus OR Ø bus) and (A bus AND Ø bus). This allows any bit or bits to be masked to either a logic 1 or 0 with masking information on either the A bus or Ø bus terminals. The advantage of doing masking prior to the ALU is that it allows single pass mask and compare within the 4-Bit Slice. AS2 and AS3 operation is shown in Table 6.

TABLE 3

AS4	ASO	AS1	ALU Y INPUT
1	TAB	LE 2	DETERMINED BY ASO, AS1
0	0 1	0	PLUS 2 (0010) MINUS 2 (1110)

The combinations AS0 $^{\circ}$ AS1 $^{\circ}$ AS4 and AS0 $^{\circ}$ AS1 $^{\circ}$ AS4 are not normally used. AS0 $^{\circ}$ AS1 $^{\circ}$ AS5 $^{\circ}$ results in Y0 = logic 0, Y1 = logic 1, Y2 = A2, and Y3 = A3. AS0 $^{\circ}$ AS1 $^{\circ}$ AS4 results in Y0 = logic 0, Y1 = logic 1, Y2 = Ø82, and Y3 = Ø83.

TABLE 4

AS5	AS6	Ø BUS	A IN MUX	ALU
0	0	Ø BUS	A BUS	0
0	1	Ø BUS	A BUS	ACC
1	0	ACC · Ø BUS	A BUS	0
1	1	ØBUS	ACC	0

TABLE 5

AS5 · AS6	AS0	AS1	ALU Y INPUT
0	TAB	LE 2	Determined by AS0, AS1
1	0	0	ACCUMULATOR
1	0	1	ACC OR Ø BUS
1	1	0	ACC OR A MUX
1	1	1	LOGIC1

TABLE 6

AS2	AS3	ALU X INPUT
0	0	A MUX AND Ø BUS
0	1	Ø BUS
1	0	A MUX
1	1	A MUX OR Ø BUS



Add/Subtract and Binary/BCD Select Inputs AS10 and AS11

Select line AS10 and add/subtract control enables the complementer. During the add mode the X_{in} data is passed directly through, and during the subtract mode the data is complemented. The complement function is also modified by AS11. The 9's complement is generated for BCD subtract, and data is inverted (1's complement) for binary subtract.

If the ALU is in the logic (Exclusive-OR) mode the complementer is used to selectively invert the X_{in} data. AS11 should be set to the binary mode, and AS10 is used to control inversion of the data.

Arithmetic/Logic Mode Select Input AS12

AS12 is the mode control for the 4-Bit adder. This input determines if the function performed in the ALU is an arithmetic or logic operation. The logic mode disables the carry between bits and the function performed is the Exclusive-OR of the two inputs to the adder.

Shift Network Source Select Input AS7

AS7 controls the information source to the shift network. The MECL 4-Bit Slice is designed to allow shifting data from the accumulator or from the ALU. The accumulator shift operation is useful in multiply and divide add/shift routines. AS7 follows the truth table shown in Table 9.

Shift Network Function Select Inputs AS13 and AS14

AS13 and AS14 control the operation of the shift network following the ALU in the 4-Bit Slice. The four possible operations are: no shift (straight through), shift left one bit, logic shift right one bit, and arithmetic shift right one bit. The truth table for AS13 and AS14 is shown in Table 10.

Shift left shifts each bit at the shift network inputs (F inputs) one bit left (toward the MSB). This operation provides the function for both arithmetic and logic shift left. Logic shift right shifts each bit at the F inputs one bit right (toward the LSB). This shift mode is used in all 4-Bit Slice circuits for logic shift right and all except the slice circuit handling the most significant bit of a word or byte for an arithmetic shift right. During an arithmetic right shift, it is necessary to have sign protection for a number expressed in 2's complement or 1's complement notation. This is accomplished by repeating the most significant bit during and arithmetic shift right.

R-1 is an input for shift left and an output for both logic and arithmetic shift right. This pin is not used for no shift. R4 is an input for logic shift right and an output for all other AS13 and AS14 operations. This feature allows R4 to function as a sign bit status output on the MC10800 having the sign bit as the MSB within the part.

TABLE 7

AS10	AS11	FUNCTION
0	0	SUBTRACT BCD (9's COMPLEMENT)
0	1	SUBTRACT BINARY (INVERT)
1	0	ADD BCD
1	1	ADD BINARY

TABLE 8

AS12	MODE
0	LOGIC (Exclusive-OR)
1	ARITHMETIC

TABLE 9

AS7	SHIFT NETWORK SOURCE				
0	ACCUMULATOR				
1	ALU				

TABLE 10

Α	S13	AS14	SHIFT OPERATION
	0	0	SHIFT LEFT
1	1	0	NO SHIFT
1	0	1	LOGIC SHIFT RIGHT
	1	1	ARITHMETIC SHIFT RIGHT



Accumulator Mux & Input Bus Control Select Inputs AS9 & AS15

Select lines AS9 and AS15 perform two functions in the MECL 4-Bit Slice. One is to control the source of data to the accumulator, the other to control the source of data to the input bus drivers. The accumulator can store data from three independent points in the 4-Bit Slice. These are the input bus, the output bus, and the shift network outputs. A fourth condition on AS9 and AS15 feeds the accumulator back on itself so the accumulator clock is effectively disabled. This permits storage of data in the accumulator with a continuous system clock entering the slice circuit. The clock disable state of AS9 and AS15 is designed so that only the clock can load information into the accumulator and the accumulator status cannot be altered by the select lines alone.

AS9 and AS15 route either the accumulator or the shift network outputs to the input bus drivers. When the results of the shift network are gated to the accumulator, the accumulator is the source of data to the input bus drivers. For all other combinations AS9 and AS15, the shift network outputs are gated to the bus drivers. The accumulator clock can be disabled when reading the accumulator to the shift network and using the shift network as a feedback path. Table 11 illustrates the operation of AS9 and AS15.

Input Bus Driver Enable Input AS8

AS8 inhibits and enables the input bus driver circuits. When this select line is at a logic 1 (VOL) the input bus drivers are enabled and data from either the shift network or the accumulator is routed to the input bus. A logic 0 on AS8 disables the input bus drivers so the input bus port can be used to input data or so the input bus can route data independent of the 4-Bit Slice in a system. When disabled the input bus drivers assume a logic 1 state (VOL). Forcing the outputs low permits the use of MECL emitter dotting on the system input bus. The truth table for AS8 is shown in Table 12.

Accumulator Clock Input CLK and Output Bus Latch Clock Input — AS16

Data is entered into the accumulator on the rising edge of the clock signal. The data source is selected by AS9 and AS15. Latch clock AS16 controls the storage of data in the holding latch on the output bus. When AS16 is a logic 0 (V_{IH}) data ripples through the latch. When AS16 is a logic 1 data is stored in the latch and the latch outputs are not affected by information changes on the output bus. Table 13 is the truth table for AS16.

TABLE 11

AS9	AS15	INPUT TO ACCUMULATOR	INPUT BUS SOURCE
0	0	SHIFT RESULTS	ACCUMULATOR SHIFT RESULTS
1 1	0	INPUT BUS ACCUMULATOR	SHIFT RESULTS SHIFT RESULTS

TABLE 12

AS8	INPUT BUS
0	DISABLE OUTPUTS
1	ENABLE OUTPUTS

TABLE 13

AS16	LATCH OPERATION
0	ENABLED
1	LATCHED



 $\widehat{\mathsf{M}}$ MOTOROLA Semiconductor Products Inc. :

ALU LOGIC OPERATION FUNCTION SET

The output bus latch, the A input multiplexer, and the accumulator are sources of data to the ALU. Following the various truth tables of the given select lines a full set of logic operation can be performed in the ALU.

The equivalent block diagram of the ALU for logic operations is shown in Figure 4. The adder is set to the logic mode (AS12 = 0), therefore, FOUT is the Exclusive-OR of selected sources X and Y. The complementer is programmed as a conditional inverter (AS11 = 1) dependent on AS10. The X source is selected by inputs AS2 and AS3. The Y source is selected by AS0 and AS1 (AS4 = 1) and OR-ed with the accumulator (selected by $\overline{\rm AS5} \cdot \rm AS6$). A selected logic function set is shown in Table 14.

Other functions and select line combinations are possible with many redundant operations. Other conditions can be determined from previous truth tables.

FIGURE 4 - BLOCK DIAGRAM OF ALU LOGIC OPERATION




TABLE 14

Y	Y MUX		/UX	INV	ACC	FUNCTION
AS0	AS1	AS2	AS3	AS10	AS5-AS6	
0	1	0	1	1	0	LOGICO
0	0	1	0	1	0	A
0	0	0	1	1	0	ø
0	0	1	0	0	0	$\frac{\overline{A}}{\overline{\varrho}}$
0	0	0	1	0	0	Ø
0	0	1	1	1	0	A + Ø
0	1	0	0	0	0	$A + \overline{\emptyset}$
1	0	0	0	0	0	A + Ø
0	0	0	0	1	0	A·ø
0	1	1	1	1	0	A · Ø A · Ø
0	1	0	0	1	0	Ā·Ø
0	1	1	0	1	0	A⊕ø
0	1	1	0	0	0	A ⊕ ø
0	0	0	0	0	0	A·ø
0	0	1	1	0	0	$\overline{A + \emptyset}$
0	1	0	1	0	0	LOGIC 1
1	0	1	0	1	1	ACC · Ā
0	1	0	1	1	1	ACC · Ø
1	0	1	0	0	1	ACC + A
0	1	0	1	0	1	ACC + ø
0	0	1	0	1	1	ACC ⊕ A
0	0	1	0	0	1	ACC ⊕ Ā
0	0	0	1	1	1	ACC ⊕ Ø
0	0	0	1	0	1	ACC ⊕ o
0	0	0	0	1	1	ACC ⊕ A·ø
0	0	0	0	0	1	ACC ⊕ A·Ø
0	0	1	1	1	1	ACC ⊕ A+ø
0	0	1	1	0	1	ACC ⊕ A+ø

^{+ =} Logical Inclusive OR



^{• =} Logical AND


^{⊕=} Logical Exclusive OR

ALU ARITHMETIC OPERATION FUNCTION SET

The block diagram for arithmetic operation is similar to logic operation, however, the complementer and adder go to arithmetic mode. Select input AS12 is set to logic 1 for adder operation, however, AS4 is now used for increment/decrement by 2 and AS11 selects the binary or BCD operation.

The various arithmetic functions in the 4-Bit Slice are determined by the choice of operands to the adder. Most binary functions have a BCD equivalent, however, operands for BCD functions should be valid BCD characters.

Table 15 shows a selected arithmetic function set. Similar to the logic function set other combinations of select lines and operations are possible. These can be generated as needed by the previous truth tables.



TO SHIFT NETWORK

TABLE 15

ΥM	υx	×м	ux	±2	COMPLE- MENT	ACC	BINARY FUNCTION (PLUS C _{IN})	BCD FUNCTION (PLUS C _{IN})
AS0	AS1	AS2	AS3	AS4	AS10	AS5·AS6	AS11 = 1	AS11 = 0
1	0	0	1	1	1	0	A PLUS Ø	A PLUS Ø
;	0	0	1	1	0	О	A PLUS Ø	A PLUS 9's COMP. Ø
0	1	1	0	1	0	0	Ø PLUS Ā	Ø PLUS 9's COMP. A
0	0	'	0	1	1	0	A	Α
0	0	Ö	1	1	1	0	ø	ø
0	0	1	o.	1	0	0	Ā	9's COMP. A
0	0	o	1	1	0	0	l o	9's COMP. Ø
1	1	1	Ô	1	1	0	-1 PLUS A	*
1	1	o	1	1	1	0	1 PLUS Ø	*
1	1	1	o	0	1	0	2 PLUS A	•
1		o	1	0	1	0	-2 PLUS Ø	*
0	Ö	1	0	0	1	0	+2 PLUS A	+2 PLUS A
0	0	Ö	1	0	1	0	+2 PLUS Ø	+2 PLUS Ø
. 1	0	1	o	1	1	0	A PLUS A	A PLUS A
0	1	Ö	1	1	1 1	0	Ø PLUS Ø	Ø PLUS Ø
0	0	1		1	1	1	ACC PLUS A	ACC PLUS A
0	0	0	1	1	1	1	ACC PLUS Ø	ACC PLUS Ø
0	0	1	o	1	0	1	ACC PLUS A	ACC PLUS 9's COMP. A
0	0	0	1	1	0	1	ACC PLUS 0	ACC PLUS 9's COMP. Ø
0	0	0	o	1	1	1	ACC PLUS A·Ø	ACC PLUS A·Ø
0	0	ő	0	1	0	1	ACC PLUS A.Ø	ACC PLUS 9's COMP. A+Ø
0	0	1	1 1	1	1	1	ACC PLUS A + Ø	
0	0	1	1	1	0	1	ACC PLUS A + Ø	•

^{*}Not Defined in BCD



DATA ROUTING FUNCTION SET

Data routing in the MECL 4-Bit Slice covers the routing of data to and from both the shift network and accumulator. Data routing is controlled by select lines AS5. AS6, AS7, AS8, AS9, and AS15. AS5 and AS6 control the output destination of accumulator data, AS7 determines the source of data to the shift network, and AS8 enables and disables the input bus drivers. AS9 and AS15 control the source of data to both the accumulator and input bus drivers. Table 16 shows the truth table for AS7, AS8, AS9, and AS15.

The first four columns show all select line states. The fifth column shows the input source to the accumulator as controlled by AS9 and AS15. The possible accumulator inputs are: (1) ACC which is accumulator

feedback on itself for accumulator clock disable. (2) IB which connects the input bus to the accumulator inputs, (3) ØB which connects the output bus to the accumulator inputs, and (4) RES which connects the results of shift network to the accumulator input. The sixth column shows the two possible sources of input data to the shift network. These are from the accumulator (ACC) for accumulator shift operations, and from the ALU function outputs (F). The final column in the table shows the status of the input bus drivers. A logic 0 on AS8 disables the driver circuits so this part can be used to input data or for other system functions not related to the 4-Bit Slice. When enabled, the input bus port will output information from the accumulator or from the results of the shift network.

TABLE 16

TABLE 10						
					FUNCTION	
AS7	AS8	AS9	AS15	ACC SOURCE	SHIFT SOURCE	INPUT BUS
0	0	0	0	RES	ACC	DISABLE
0	0	0	1	øв	ACC	DISABLE
0	0	1	0	ŧΒ	ACC	DISABLE
0	0	1	1	ACC	ACC	DISABLE
0	1	0	0	RES	ACC	ACC
0	1	0	1	øв	ACC	RES
0	1	1	0	IB	ACC	RES
0	1	1	1	ACC	ACC	RES
1	0	0	0	RES	Fout	DISABLE
1	0	0	1	ØВ	FOUT	DISABLE
1	0	1	0	IB	FOUT	DISABLE
1	0	1	1	ACC	FOUT	DISABLE
1	1	0	0	RES	FOUT	ACC
1	1	0	1	ØВ	FOUT	RES
1	1	1	0	IB	FOUT	RES
1	1	1	1	ACC	FOUT	RES

 $\stackrel{\textstyle ullet}{\textstyle {\sf M}}$ MOTOROLA Semiconductor Products Inc. $_$

RECOMMENDED OPERATING CONDITIONS - MC10800

LINO Vdc Vdc ၀ us S -1.9 to -2.2 -4.68 to -5.72 50Ω to -2.0 Vdc -30 to +85 VALUE 10 ß SYMBOL V_{TT} ۲ β Maximum Clock Input PARAMETER $(V_{CC} = 0 \text{ Volts})$ Rise and Fall Time Operating Temp. Minimum Clock Supply Voltage (20% to 80%) **Output Drive** (Functional) Pulse Width

ELECTRICAL CHARACTERISTICS

designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are Each MECL 10,000 series circuit has been terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same

	TEST VOLTAGE VALUES		۷.	-		_
		Volts	VIHAmin	1 205	1.105	1 035
	TEST		VILmin	1 890	1.850	1 825
			VIHmax	0.890	-0.810	0 700
		:-Test	emperature	30 ₀ C	J ₀ 52 ⋅	2058+

VILAmax

					(20/2)	Gnd	12.36	7, 17								-		-		-
0	2.7	-2.0	-2.0			٧٢٦	, 24 25, 48				_									-
00	2.0	5.2	5.2			VEE VTT	1, 24									-				-
000	one	1 475	1 440		ISTED BELOW	VILAmax												47	8	
. 200	607	1.105	1 035		VOLTAGE APPLIED TO PINS LISTED BELOW	VIHAmin											80			47
	069	1.850	1.825		LTAGE APPL	VILmin						31								
	0.890	-0.810	007.0		0	VIHmax			23	31	27		8, 26, 46, 47		26, 46, 47	. 47	26, 46, 47		26, 46, 47	
9	3000	J₀52+	2 ₀ 58+			Unit	mAdc		Adc			u Adc	Vdc	Vdc	Vdc	Vdc	Vdc	Vdc	Vdc	Vdc
					+85°C	Max							0.700	00.700	1 615	1 615			1 595	1 595
				S	80	Σ	The second secon						0.890	0.890	1875	1 825	0.910	0.910		
				MC10800 TEST LIMITS		Max	240	199	65	350	435		0.810	-0.810	1.650	1.650			-1.630	-1.630
				MC10800 1	+25°C	Typ	195	180												
						N.						0.5	096.0	096:0-	-1 900	-1.850	086.0	-0.980		
					3000	Max							-0.890	-0.890	1.675	1 675			1 655	1 655
					- 30	Min							1 060	1 060	1 940	1.890	1.080	-1.080		
					Pin	Test	1.24	25, 48	23	31	27	31	13	10	13	10	13	10	13	10
						Symbol	18.	E	100			Juil	NO.		Λ	,	VOHA	,	VO.	
						Characteristic	Power Supply Drain	Current	Input Current				Logic ''0''	Output Voltage	Logic 11.	Output Voltage	Logic "0"	Threshold Voltage	Logic "1"	Threshold Voltage

* V_{IH} on pins 19 26, 30, 31 32, 33, 34 35, 37

The bi-directional outputs are specified at 190 volts for VOL min



LINO Vdc Vdc ၀ SU Su RECOMMENDED OPERATING CONDITIONS - MC10800M 100 \O to - 2.0 Vdc -1.9 to -2.2 -4.68 to -5.72 +150°C VALUE 10 2 SYMBOL T_J max V_{TT} Α Maximum Clock Input PARAMETER $(V_{CC} = 0 \text{ Volts})$ Rise and Fall Time Operating Temp. Minimum Clock Pulse Width Supply Voltage (20% to 80%) Output Drive (Functional)

ELECTRICAL CHARACTERISTICS

board and transverse air flow greater than 500 linear fpm is maintained. Outputs are in the test table, after thermal equilibrium has been established. The ciruict is in a test socket or mounted on a printed circuit terminated through a 100-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same Each MECL 10,000 series circuit has been designed to meet the dc specifications shown

ļ.,	_		-	,	
		VEE VTT	-2.0	-2.0	-2.0
		VEE	-52	5.2	- 52
LUES		VILAmax	-1.510	-1.475	-1,400
TEST VOLTAGE VALUES	Volts	VIHAmin	-1.255	-1.105	-1.000
TEST		Vilmin	-1.920	- 1.850	1.820
		VIHmax	0.830	-0.720	-0.580
	(a) Test	Temperature	J₀55-	+25°C	T _J +150°C

			-			A000001	TCCT	1		T) +150°C	-0.580	1.820	-1.000	-1.400	-52 -20	0
a'd	o'd					MC I USUUM	MC10800M LEST LIMITS	2								
Under -55°C		⊃ ₀ 99−	3°C			+25°C		+15	+150°C		>	OLTAGE APP	LIED TO PINS	VOLTAGE APPLIED TO PINS LISTED BELOW.	-	
Symbol Test Min	N.			Max	Min	Тур	Max	N.	Max	Unit	VIHmax	VIL.	VIHAmin	Vii Amax	VEE VIT	3 8
1EE 1.24	1.24					195	240			mAdc					1 20 25 40	+
1TT 25,48	25, 48					180	199									
1,пН 23							65			.Adc	23				-	-
31	31				-		350				. 5					
27	27	ì					435				27					
Int 31	31				0.5					#Adc		31				
V _{ОН} 131.0800 101.0800	-1.080		99	0.830	0.930		-0.72C -0.72C	-0.825	-0.580	Vdc	8, 26, 46, 47					
VOL 13 -1.970	-1.970	-	111	1.655	-1.900		1.620	-1870	-1.545	Vdc	26, 46, 47					-
VOHA 13 -1.100		-1.100			0.950			-0.845		Vdc	26, 46, 47		80			+
201	201	+		1	0.000			-0.845		Vďc	•			47		
		-	1	-1.635			1,600		-1.525	Vdc	26.46,47			80		-
10			1	-1.635			1.600		-1.525	Vdc			47		-	-

 V_{1H} on pins 19, 26, 30, 31, 32, 33, 34, 35, 37. The tri directional outputs are specified at -190 volts for VQL min



MC10800 ● MC10800M

SETUP AND HOLD TIMES (NANOSECONDS OVER TEMPERATURE RANGE).

			MC1	0800	MC10	800M
Input	Path	Mode	Setup (Max)	Hold (Max)	Setup (Max)	Hold (Max)
A Bus	→ A MUX → MASK MUX → COMP → ALU → SHIFT → ACC	Arith Subtract	38.0	-15.0	40.0	-15.0
A Bus	→ A MUX → Y MUX → ALU → SHIFT → ACC	Logical	19.0	-5.0	21.0	-5.0
φ Bus	\rightarrow LATCH \rightarrow MASK MUX \rightarrow COMP \rightarrow ALU \rightarrow SHIFT \rightarrow ACC	Arith Subtract	38.0	-15.0	40.0	-15.0
φ Bus	→ LATCH → Y MUX → ALU → SHIFT → ACC	Logical	20.0	-5.0	22.0	-5.0
φ Bus	→ ACCUMULATOR	Direct	7.0	+5.0	7.0	+5.0
I Bus	→ ACCUMULATOR	Direct	7.0	+5.0	7.0	+5.0
AS0, 1	Y MUX → ALU → SHIFT → ACC	Arith Add	32.0	-15.0	35.0	-15.0
AS4	ALU → SHIFT → ACC	Logical	15.0	0.0	18.0	0.0
AS3	MASK MUX → COMP → ALU → SHIFT → ACC	Arith Subtract	36.0	-17.0	38.0	-17.0
AS2	MASK MUX → ALU → SHIFT → ACC	Logical (No Comp)	22.0	-5.0	24.0	-5.0
AS5,6	ALU → SHIFT → ACC		20.0	-5.0	20.0	-5.0
AS7	SHIFT INPUT MUX → SHIFT → ACCUMULATOR	Direct	10.0	+5.0	10.0	+5.0
AS9, 15	ACCUMULATOR INPUT MUX → ACC	Direct	8.0	+7.0	0.8	+7.0
AS10	COMP → ALU → SHIFT → ACC	Arith	35.0	-15.0	37.0	-15.0
AS11	ALU → SHIFT → ACC	Arith	21.0	-2.0	21.0	-2.0
AS12	ALU → SHIFT → ACC		28.0	-10.0	30.0	-10.0
AS12	ALU → SHIFT → ACC		14.0	+2.0	14.0	+2.0
AS13, 14	SHIFT NETWORK → ACCUMULATOR	Direct	16.0	+5.0	16.0	+5.0
CIN	→ ALU → SHIFT → ACC	Arith	19.0	+2.0	21.0	+2.0
R-1, R4	SHIFT NETWORK ACCUMULATOR	Direct	8.0	+5.0	0.8	+5.0
φ Bus	LATCH (AS16 LATCH CLOCK)	Direct	5.0	+6.0	5.0	+6.0




PROPAGATION DELAYS (NANOSECONDS)


							MC	10800				MC1	M0080	
		Pa	th		-30	°C T _A	+ 25	СТД	+85	C TA	-55 ⁰ C T _A	+25	°C T _A	+ 150°0
Input	Via	Mode	Function	Output	Тур	Max	Тур	Max	Тур	Max	Max	Тур	Max	Тур
A Bus ØBus	ALU	Arith	Subtract	I Bus	30.0	39.0	32.0	41.0	37.0	49.0	41.0	32.0	41.0	60.0
				PG, GG	16.0	21.0	17.5	21.0	20.0	27.0	21.0	17.5	21.0	35.0
				COUT	18.0	22.0	19.0	23.0	22.0	28.0	23.0	19.0	23.0	36.0
				OF, ZD R-1, R4	27.0	37.0	29.5	39.0	34.0	44.0	39.0	29.5	39.0	56.0
				PC, PR	27.0	34.0	29.0	36.0	34.0	41.0	36.0	29.0	36.0	53.0
CIN	ALU	Arith	Addition	I Bus COUT	15.0 5.0	18.5 7.0	16.0 5.5	19.5 7.5	19.0 6.0	24.5 8.5	19.5 7.5	16.0 5.5	19.5 7.5	33.0 11.0
				OF, ZD R-1, R4	12.5	16.0	13.5	17.0	15.5	19.0	17.0	13.5	17.0	26.0
				PC, PR	13.5	18.0	14.5	19.0	17.0	23.0	19.0	14.5	19.0	30.0
AS0 AS1	ALU	Arith	Subtract Accumulator	LBus	36.0	43.0	38.5	46.5	47.0	64.0	46.5	38.5	46.5	80.08
AS2 AS3				PG, GG	23.0	30.0	24.0	30.0	30.0	38.0	30.0	24.0	30.0	48.0
AS4 AS5				COUT	24.0	32.0	26.0	32.0	31.5	39.0	32.0	26.0	32.0	49.0
AS6 AS10				OF, ZD R~1, R4	33.0	43.0	36.0	46.0	47.0	60.0	46.0	36.0	46.0	72.0
AS11 AS12				PC, PR	33.0	40.0	35.0	42.0	44.0	57.0	42.0	35.0	42.0	70.0
AS16	ALU	Arith	Subtract	I Bus	33.0	40.0	35.0	43.0	41.0	51.0	43.0	35.0	43.0	62.0
				PG, GG	20.0	25.0	21.0	26.0	25.0	32.0	26.0	21.0	26.0	40.0
				OF, 2D	21.5 30.5	26.0 39.0	23.0 33.0	27.5 42.0	26.5 38.0	33.0 47.0	27.5 42.0	23.0 33.0	27.5 42.0	41.0 60.0
		ĺ		R-1, R4 PC, PR	30.5	36.0	33.0	39.0	38.0	47.0	39.0	33.0	39.0	57.0
R-1 R4	Shift	Shift Left Shift Right		1 Bus	7.0	8.5	7.5	9.0	9.0	13.0	9.0	7.5	9.0	18.0
AS7 AS13 AS14	Shift	Shift Left Shift Right		I Bus	10.0	16.0	10.0	16.0	12.5	18.0	16.0	10.0	16.0	27.0
AS9 AS15	Direct	Shift ACC		i Bus	8.0	11.0	8.5	11.5	10.0	13.5	11.5	8.5	11.5	18.0
AS8	Direct	Enable Disable	_	I Bus	5.5	8.5	6.0	8.5	7.5	10.0	8.5	6.0	8.5	25.0
AS5 AS6	Direct	Enable Disable		ØBus	7.0	9.5	7.5	9.5	10.0	17.0	9.5	7.5	9.5	28.0
CLK	A Bus ALU	Arith	Subtract	l Bus	38.5	48.0	41.0	51.0	47.0	57.0	51.0	41.0	51.0	67.0
	ALO		Accumulator	PG, GG COUT	26.0 27.5	36.0 38.0	27.5 29.0	38.0 40.0	31.0 32.5	43.0 45.0	38.0 40.0	27.5 29.0	38.0 40.0	52.0 55.0
				OF, ZD R -1, R4	37.0	41.0	39.0	43.0	44.5	49.0	43.0	39.0	43.0	60.0
				PC, PR	36.5	44.0	39.0	46.0	44.0	55.0	46.0	39.0	46.0	68.0
CLK	ALU	Arith	Add Accumulator	I Bus	34.5	45.0	36.5	47.0	42.5	58.0	47.0	36.5	47.0	69.0
CLK	Shift	AS7 = 0	Multiple Shift	I Bus	13.0	17.5	14.0	18.5	16.0	21.0	18.5	14.0	18.5	27.0
				OF, ZD R -1, R4	14.0	18.0	14.5	19.0	16.0	23.0	19.0	14.5	19.0	30.0
				PC, PR	15.0	20.0	16.0	21.0	18.0	24.0	21.0	16.0	21.0	30.0
CLK	Direct	-	Acc to I Bus	1 Bus	8.0	11.0	8.5	11.0	10.0	13.0	11.0	8.5	11.0	22.0




 $\stackrel{\textstyle igotimes}{\textstyle {\cal M}}$ MOTOROLA Semiconductor Products Inc. —


							MC1	0800				MC10	M0080	
		Pa	ith		-30°	C T _A	+25 ⁰	C T _A	+85°	CTA	-55 ⁰ C T _A	+25	C TA	+ 150°C
Input	Via	Mode	Function	Output	Тур	Max	Тур	Max	Тур	Max	Max	Тур	Max	Тур
CLK	Direct		Acc to ØBus	ØBus	8.5	12.0	9.0	12.0	10.0	13.0	12.0	9.0	12.0	22.0
ØBus	ALU (Mask)	Logic	Without Complement	l Bus	23.0	32.0	25.0	35.0	30.0	45.0	35.0	25.0	35.0	60.0
CLK	A Bus (Mask)	Logic	Without Complement	1 Bus	33.0	42.0	35.0	43.0	40.0	47.0	43.0	35.0	43.0	62.0
CLK	A Bus (Mask)	Logic	With Complement	1 Bus	34.5	44.0	37.0	47.0	42.0	55.0	47.0	37.0	47.0	65.0
CLK	A Bus (Y Mux)	Logic	Without Complement	I Bus	31.0	39.0	33.0	41.0	37.0	44.0	41.0	33.0	41.0	57.5
Output	Rise and Fall	Time (20%	- 80%)	All	3.0	5.0	3.5	5.5	4.0	6.0	5.5	3.5	5.5	7.5






 $(\!\mathcal{M}\!)$ MOTOROLA Semiconductor Products Inc.






PACKAGE DIMENSIONS



	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	31.24	32.26	1.230	1.270
В	12.70	13.72	0.500	0.540
С	4.57	5.59	0.180	0.220
D	0.38	0.53	0.015	0.021
F	1.14	1.40	0.045	0.055
G	1.27	BSC	0.050	BSC
Н	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.54	3.30	0.100	0.130
L	15.24	BSC	0.600	BSC
M		70		70
N	0.51	1.52	0.020	0.060
Р	20.32	BSC	0.800	BSC



Case 725-01

A socket for the QUIL package is available from ELECTRONIC MOLDING CORPORATION. (Part number 7178-295-5)

QUIL is a trademark of Motorola Inc.






MC10801

INTRODUCTION

The MC10801 Microprogram Control Function is an LSI building block for digital processor systems. This circuit controls machine operations by generating the addresses and sequencing pattern for microprogram control storage. The MC10801 is compatible with a wide range of control memory sizes and organizations. Each part is 4 bits wide and can be connected in parallel for larger memory addresses. Maximum system flexibility is maintained with 5 separate data ports.

The Microprogram Control Function as shown in the block diagram below contains a control memory address register CRO, multipurpose registers CR1-CR3, an incrementer, a subroutine LIFO, and the associated next address, status, and bus control logic in a single MECL Bipolar LSI circuit. Nine select (CS) lines and four instruction inputs (IC) control all operations within the part.






TABLE OF CONTENTS

	Page
1.	Introduction
Н.	System Overview
Ш.	Table of Pin Designations 4
IV.	Architectural Description 5
	Functional Description 7 A. Sequence Control Instructions 7 B. Repeat & Branch Control 10 C. Status Register Control 12 D. Output Buffer Enable 12 E. Bus Control 12 F. Carry Out 12
VI.	Applications Information
	Electrical Parameters 16 A. D.C. Parameters 17 B. A.C. Parameters 18 C. Waveforms 18 D. Test Configurations 18 Package Information 19

IMPORTANT FEATURES

- 1. 16 microprogram sequencing instructions including:
 - a. Increment
 - b. Direct jumps
 - c. Conditional jumps
 - d. Subroutining
 - e. Conditional Subrouting
- 4-bit registers expandable with parallel MC10801 circuits.
 - a. Microprogram address register CRO
 - b. Repeat register -- CR1
 - c. Instruction register CR2
 - d. Status register -- CR3
- 3. Expandable 4 X 4 push-pop stack for nesting sub-routine -- CR4-CR7.
- 4. Branch inputs for conditional operations and multiway branching
- 5. Address masking on special instructions.
- Repeat logic for repeating subroutines or single instructions.
- 7. All registers are of edge triggered master-slave design.
- 8. Fully compatible with the MECL 10,000 family.

Instruction Input Control IC0 IC1 IC2 IC3 42 43 44 41 180 → 16 11 10 ØB1 Output Bus 0 ØB2 (Ø) → ØB0 181 - 15 182 - 14 Input Bus 8 - ØB3 183 -13 CS0 29 CR30 Status CR31 Register 19 CS1 30 20 CS2 28 CR32 CR3 CR32 Outputs CS3 → 32 Select Lines CS4 38 CR00 Control Memory CS5 -CS6 18 CR02 Address CS7 **2**6 ---- CR03 cs8 27 Data In Din -31 Cout Carry Out Reset RST - ► 40 7,17 VCCO(Gnd) 12,36 **▼** V_{CC}(Gnd) Extender Bus XB -- 23 25,48 ▼ ---- V_{IT} (2.0 V) Carry in Cin-→ 46 1,24 V_{EE}(5.2 V) Clock Clk -45 37 34 35 33 В Branch

INPUT/OUTPUT DIAGRAM -- MC10801



MOTOROLA Semiconductor Products Inc.

Next Address

ABSOLUTE MAXIMUM RATINGS (see Note 1)

RATIN		SYMBOL	VALUE	UNIT
Supply Voltage (V _{CC} = 0)		V _{EE} V _{TT}	−8 to 0 −4 to 0	Vdc Vdc
Input Voltage (V _{CC} = 0)	Std Bus	V _{in} V _{in}	0 to V _{EE} Note 2	Vdc Vdc
Output Source Current	Cont Surge	10	< 50 <100	mAdc mAdc
Storage Temp.		T _{stq.}	-55 to +150	°C
Junction Temp.		T,	165	°c

NOTE: 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.


NOTE: 2. Input voltage limit is V_{CC} to -2 Volts when the bus is used as an input and the output drivers are disabled.

SYSTEM OVERVIEW

The Motorola M10800 family of LSI processor circuits has been partitioned into key building block elements as shown in Figure 1. The LSI circuits can be interconnected and programmed for a wide range of processor system applications. Combinations of the various circuits allow expansion to any required data word length or control memory size. Multiple I/O ports on each circuit provide maximum data flow flexibility. The M10800 LSI family is designed to provide functional system blocks without limiting a final system size or architecture.

The M10800 system is designed around a microprogrammed concept for greatest versatility. Microprogramming permits emulating existing machines or software, updating systems by adding more capability, or modifying systems to meet specific customer requirements. The microprogram is contained in the control memory block of Figure 1, Depending on system require-

FIGURE 1 - MICROPROGRAMMED PROCESSOR



ments, this memory can vary from a few hundred words to several thousand. The size and organization of this block is controlled by the system designer and is constructed with MECL PROMs such as the MCM10149, or MECL RAMs such as the MCM10144 or MCM10146.

In a microprogrammed processor the information for executing a machine function (macroinstruction) is contained within the control memory. Control memory outputs go to the Register File, ALU, and Memory Interface blocks in Figure 1 and control the specific function performed by each section of the processor. The number of control memory steps (microinstructions) required to execute a macroinstruction is determined by complexity of the instruction. For example, a simple register to register add can require only one or two microinstructions, while a more complex multiply or floating point arithmetic calculation requires several control memory words addressed in the proper sequence.

The heart of a microprogrammed system is the microprogram control logic. This block in Figure 1 holds the present control memory word address and controls the sequencing to execute processor operations. Within the Motorola M10800 family, the MC10801 Microprogram Control Function performs this important task. Each circuit is four bits wide and parallel combinations adapt to any required control memory size. A set of sixteen instructions address the MC10801 and control the sequencing of the microprogram storage. Powerful branch and subroutine instructions increase system performance and minimize the amount of control memory required to build a system. The sixteen instructions ease the burden of writing a microprogram by expressing program flow in a manner familiar to assembly language programmers.

Versatility is a key word to describe each circuit in the Motorola M 10800 family. The block diagram in Figure 1 and the examples in this data sheet are intended to illustrate ways to use these LSI parts and do not restrict the designer to any particular system configuration or application.



PIN ASSIGNMENTS

Pin Designation	Pin Number	Description
IC0	42	Instruction Control Input
IC1	43	Instruction Control Input
IC2	44	Instruction Control Input
IC3	41	Instruction Control Input
IB0	16	Input Bus LSB I/O
IB1	15	Input Bus – NLSB I/O
IB2	14	Input Bus NMSB I/O
IB3	13	Input Bus MSB I/O
ØB0	11	Output Bus - LSB I/O
ØB1	10	Output Bus - NLSB I/O
ØB2	9	Output Bus - NMSB I/O
ØB3	8	Output Bus — MSB I/O
NA0	37	Next Address - LSB Input
NA1	34	Next Address NLSB Input
NA2	35	Next Address - NMSB Input
NA3	33	Next Address — MSB Input
CR00	6	Control Memory Address - LSB Output
CR01	3	Control Memory Address - NLSB Output
CR02	4	Control Memory Address NMSB Output
CR03	5	Control Memory Address – MSB Output
CR30	19	Status Register CR3 Output
CR31	20	Status Register CR3 Output
CR32	21	Status Register CR3 Output
CR33	22	Status Register CR3 Output
CS0	29	Status Register Control - Select Input
CS1	30	Status Register Control – Select Input
CS2	28	Status Register Control - Select Input
CS3	32	Status Register Control - Select Input
CS4	38	Branch Line - Select Input
CS5	47	Control Memory Address — Enable Input
CS6	18	Ø Bus∕I Bus Control — Select Input
CS7	26	Ø Bus/I Bus Control — Select Input
CS8	27	Ø Bus/I Bus Control – Select Input
Cin	46	Carry Input
c_{out}	2	Carry Output
D _{in}	31	Data Input to CR3
<u>B</u>	39	Branch Input
ΧB	23	Extender Bus
RST	40	Reset Input
Clk	45	Clock Input
		·
VEE	1	-5.2 Volt Supply
VEE	24	-5.2 Volt Supply
VTT	25	-2.0 Volt Supply
VTT	48	-2.0 Volt Supply
V _C C	12	Ground
Vcc	36	Ground
Vcco	7	Ground
Vcco	17	Ground



ARCHITECTURAL DESCRIPTION

The MC10801 Microprogram Control Function is composed of 8 master slave registers, CR0 through CR7, as shown in Figure 2. Additional gates, multiplexers, and a next address logic block transfer information to and from these registers. Five 4-bit data ports (CR0, CR3, NA, I Bus, and 0 Bus) are available to enter and output address information. In addition, three single line terminals (B, $\overline{\rm XB}$, and D $_{\rm in}$) provide status inputs for decisions within the part. Each of the eight registers fills an important function in the storage and generation of control memory addresses. The individual registers and data transfer paths in Figure 2 are described below.

CRO - CONTROL MEMORY ADDRESS REGISTER

Register CRO holds the present microprogram control memory address and its outputs are gated to package pins CR00 through CR03. In a system these outputs

address the control memory storage block. The next address logic block in Figure 2 generates next address information to the CR0 register inputs. A positive clock edge loads the new control memory address into CR0 which in turn selects the next microinstruction.

NEXT ADDRESS LOGIC

The next address logic block performs 16 sequence instructions as selected by the instruction control lines ICO through IC3 inputs. These 16 control instructions, see Table 1, determine the source of control memory address information within each MC10801. Possible sources are CR1, CR2, CR4, NA inputs, I Bus, Ø Bus, and the incrementer. During each microcycle the next address block generates a new control memory address in parallel with other processor functions, such as the ALU. Detailed information on the 16 MC10801 instructions follows in the Functional Description section of this data sheet.

CS3 Din Gate - 100 Push Next - IC1 Address Pop CB4 - IC2 Mux L.ogic Decode - IC3 Cont CR2 CR6 CS4 CR7 CRO C Carry _ ¢... Loc Mus Mux RSR Logic RSR Gate CR3 C Buffer CS5 CR0 (CMA) CS6 CS7 CS8 Ø8 cso CR3 CS1 CS2 CIK (Status)

FIGURE 2 - FUNCTIONAL BLOCK DIAGRAM

M

TABLE 1 MC10801 CONTROL INSTRUCTIONS

INC - Increment

JMP - Jump to N.A. Inputs

JIB - Jump to I Bus

JIN - Jump to I Bus and Load CR2

JPI - Jump to Primary Instruction (CR2)

JEP - Jump to External Port (Ø Bus)

JL2 - Jump to N.A. Inputs and Load CR2

JLA – Jump to N.A. Inputs and Load Address into

CR1

JSR - Jump to Subroutine

RTN - Return from Subroutine

RSR — Repeat Subroutine (Load CR1 from N.A. Inputs)

RPI - Repeat Instruction

BRC – Branch to N.A. Inputs on Condition; otherwise Increment

BSR - Branch to Subroutine on Condition; otherwise Increment

 ${\sf ROC} \, - \, \, {\sf Return \ from \ Subroutine \ on \ Condition; other-}$

wise Jump to N.A. Inputs

BRM – Branch and Modify Address with Branch Inputs (Multiway Branch)

CR1 - REPEAT REGISTER

Register CR1 is primarily designed to be an index counter for repeating single microinstructions or repeating subroutines. This repeat feature is important for multiple shift, multiply, and divide machine instructions. To perform a microprogram repeat sequence, the repeat count is first loaded into CR1 from the NA inputs with a RSR-Repeat Subroutine instruction (Table 1). Each time the selected microinstruction or subroutine is executed, CR1 is automatically incremented. Upon reaching the final repeat count the MC10801 continues to the next microprogram instruction.

A second function performed by CR1 is a control memory address save register. In this mode the present control memory address in CR0 is transferred to CR1 on a JLA-Jump and Load Address instruction (Table 1). At a later time it is possible to return to the stored address by transferring CR1 back to CR0 on a RPI-Repeat Instruction command.

The operation of CR1 is controlled by the next address logic. Possible input sources are the NA inputs, the incrementer, and CR0. CR1 outputs are routed to either CR0, to the incrementer, or to a Bus output.

CR2 - INSTRUCTION REGISTER

Register CR2 is used primarily as an instruction or op code storage register. After fetching a machine instruction, the control memory starting address can be stored in CR2. It can then be used later by transferring the contents of CR2 through the next address logic to the con-

trol memory address register CR0. As with register CR1, the operation of CR2 is controlled by the instruction inputs IC0 – IC3 and the next address logic. The I Bus is the source for CR2 and is loaded on either a JIN or JL2 instruction (Table 1). Information is transferred from CR2 to CR0 on a JPI-Jump to Primary instruction.

CR2 is not limited to an instruction register and can be used anytime it is desirable to store a control memory address location for future use. For example, CR2 can store an interrupt vector which may be loaded into CR0 as needed.

CR3 - STATUS REGISTER

Register CR3 is normally used as a status register for storing flag conditions. This 4-bit register can be parallel loaded from either the NA or I Bus inputs. In addition, any single CR3 bit can be set or cleared from the Din input. The CR3 outputs are continuously available on the CR30 to CR33 package pins. The CR3 status information may be used in conjunction with other external information for generating branch conditions.

Any single CR3 bit can be selected and gated onto the \overline{XB} extender bus line. \overline{XB} goes to the next address logic to control branch decisions. When MC10801's are operated in parallel, the \overline{XB} line is common to every part. Therefore, branch decisions can be made independent of which MC10801 circuit contains the selected status bit. The operation of CR3 with respect to the I Bus, NA inputs, D_{ID} , and \overline{XB} is controlled by select lines CS0, CS1, CS2, and CS3.

Another use for CR3 is to extend the control memory address. This is accomplished by organizing the control memory in a word-page format. The word address is contained in CR0 and the page address in CR3. With two MC10801's each page can be 256 words (8 CR0 bits) and 16 pages may be addressed with 4 CR3 bits or 256 possible pages using all 8 CR3 bits.

A third use for CR3 is to store all or part of the instruction operation code. In this manner, individual op code bits could be selected onto the $\overline{\text{XB}}$ line and tested for secondary decode decisions.

CR4 - CR7 LIFO STACK

Registers CR4 through CR7 are connected as a last-infirst-out (LIFO) stack for nesting subroutines within microprogram. When jumping to a subroutine, the return destination is automatically pushed onto the top of the LIFO (CR4). When returning from subroutine, CR4 is loaded into the control memory address register CR0.

With 4 registers it is possible to nest subroutines up to 4 deep within the LIFO. If additional stack depth is required CR1 can be used as a fifth location or CR7 can be expanded to any length through the I Bus or O Bus ports to additional MECL MSI circuits.



MC10801

Reading CR7 via the I Bus or Ø Bus during a push of the LIFO stack provides a means for testing when the stack is full. Logic "O" bits are normally stuffed into the bottom of the stack on a "pop" or read operation. Therefore, any information in CR7 would indicate the stack is full.

Push and pop stack operations are controlled by the ICO – IC3 inputs and the next address logic. In addition, select lines CS6, CS7, and CS8 route information to and from the LIFO via the I Bus and Ø Bus ports.

INCREMENTER

The 4-bit incrementer is used in several of the Table 1 microprogram control instructions. One is the INC-Increment command which linearly steps through a microprogram. A second function is to increment CR1 when it is used as an index counter for repeating microinstructions or subroutines as described in the earlier CR1 section. Increment is also used with the JSR-Jump to Subroutine, BSR-Branch to Subroutine, and JLA-Jump and Load Address commands to generate the proper return address. Operation of the incrementer is controlled by the ICO — IC3 code and the C_{in} input.

The incrementer is expanded with the carry in (C_{in}) and carry out (C_{out}) terminals when MC10801 circuits are operated in parallel. The carry out of one MC10801 is connected directly to carry in of the circuit handling the next most significant control memory address bits. Carry out of the most significant bit is not required for count operation, but it can be used to signify maximum count value at the incrementer inputs.

Carry in to the least significant MC10801 is connected to a logic "1" for the increment operation. This input is normally hard wired, but in some applications can be system controlled to override the incrementer.

RSR LOGIC AND RSR FLIP FLOP

The repeat subroutine (RSR) logic and flip flop blocks in Figure 2 provide a means for setting the MC10801 in an instruction repeat sequence as described in the previous CR1 section. The RSR flip flop is automatically set when a repeat constant is loaded into CR1 with a RSR-Repeat Subroutine instruction. It is cleared when CR1 reaches the final repeat count. By monitoring the RSR flip flop status, the MC10801 can decide when to perform microinstruction repeats. Additional details of the RSR flip flop operation are explained in the following Functional Description section.

CLK - CLOCK

All registers in the MC10801 Microprogram Control Function are composed of master-slave flip flops and must be clocked to change stored data. A common clock is routed directly to all eight registers. As is characteristic of MECL flip flops, the registers are clocked on the positive going (VOL to VOH) clock edge. At that time data present on the register inputs is stored in the register and

is available at the register outputs. Signals on the register inputs can change at any time, with the clock input at either logic state, and not change the register outputs. The only restriction on changing register inputs is during the set up and hold time near the positive going clock edge.

RST - RESET

The RST input is held at MECL VOL during normal system operation. However, by forcing this input to the MECL VOH level, it is possible to reset all registers in the MC10801. Reset operates in conjunction with the clock and therefore is a synchronous reset. Reset is accomplished in the following sequence. CR0, CR1, CR2, and CR3 are reset on the first clock pulse. The LIFO is connected to the incrementer to which carry-in is inhibited. The LIFO is also forced to a push mode during reset. Therefore, a maximum of five clock pulses reset all MC10801 registers in the following sequence: CR0/CR1/CR2/CR3, CR4, CR5, CR6, CR7.

FUNCTIONAL DESCRIPTION

MICROPROGRAM SEQUENCE CONTROL INSTRUCTIONS ICO-IC3

The MC10801 generates the microprogram address sequencing from 16 control instructions which are encoded on the IC0 - IC3 inputs. Each control instruction determines the data source for the next microprogram control memory address. This next address information is then stored in register CR0 on a positive going clock signal.

The 16 sequence control instructions are each described in Table 2. Table 2 lists these instructions and shows the associated mnemonics, binary select codes, and register transfers. Several instructions require making decisions on the status of the branch (B), extender bus (\overline{XB}) , RSR flip flop output (RSQ), or select line CS4. Both decision alternatives are given for these instructions.

INC - Increment

The increment command routes the present contents of CR0 through the incrementer, adds C_{in} , and multiplexes the result (CR0 plus C_{in}) to the CR0 register inputs. As with all control instructions, the new address is loaded on a positive clock transition. This instruction is used to linearly step through the microprogram memory. When MC10801s are operated in parallel, C_{in} of a more significant device is connected to C_{out} of the previous MC10801. The least significant C_{in} is normally left floating at a logic "1".

JMP - Jump to Next Address

The JMP command provides for an unconditional jump to another control memory address. The jump destination is directly supplied on the NA inputs, which are normally feedback from control memory. A clock transition transfers address data from the NA inputs to register CRO.



FUNCTIONAL DESCRIPTION

Four instruction control inputs, IC0 - IC3, and nine select lines, CS0 - CS8, control the flow of data within the MC10801 Microprogram Control Function. The

following information describes programming these inputs to perform the various circuit functions. All truth tables are expressed in negative logic with VOL being a logic 1 and VOH a logic 0.

	(RSO3	0	1	1	in .	1	1	1	1	1	-	1	,	0	-	ı	0	1	ı	1	ı	-	I	1	ı
REGISTER AND FLIP FLOP OUTPUTS 4 V _{OL} $^{\sim}$ V _{OH}	LIFO STACK	CR4 – CR7 ⁶	"PUSH" CR0 TO STACK	_	-		and the second s		1		- mark	"PUSH" CR0 TO STACK	"PUSH" CR0 plus Cin	"POP" STACK TO CRO	"POP" STACK TO CR0					1	"PUSH" CR0 plus Cin	-	"POP" STACK TO CRO		-	I
FLOP C		CR2	0	-	-	i	18	1	ı	18	_	ı	1	1		1	1	1	1	ì	ı	-	1	_		1
STER AND FLIP		CR1	0	1			The state of the s	-		1	CR0 plus C _{in}	-	3	CR1 plus C _{in}	-	NA	CR1 plus Cin		-	1	-	i	-	:	1	ı
REGI		CRO ⁷	0	CR0 plus C _{in}	AN	IB•NA	IB-NA	CR2·NA	ØB•NA	AN	AN	AN	AN	CR4	CR4	CR0 plus Cin		CR1.NA	AN	CR0 plus Cin	AN	CR0 plus C _{in}	CR4	ΑN	AN	CR00=NA0·B CR01=NA1·XB CR02=NA2 CR03=NA3
TABLE 2 ⁵	BRANCH OR REPEAT	CONDITION ²	×	×	×	×	×	×	×	×	×	RSQ+RIN·XB=0	RSO+RIN·XB=1	RSO+RIN·XB=0	RSQ+RIN·XB=1	×	RSQ+RIN·XB=0	RSO+RIN·XB=1	<u>XB</u> · (CS4+B)=0	$\overline{XB \cdot (CS4+B)} = 1$	<u>XB</u> · (CS4+ <u>B</u>)=0	$XB \cdot (CS4+\overline{B}) = 1$	XB · (CS4+B)=0	XB · (CS4+B)=1	CS4=1	CS4=0
	RESET	RST	0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	-
		DESCRIPTION	RESET CONDITION	INCREMENT	JUMP TO NEXT ADDRESS	JUMP TO I BUS	JUMP TO I BUS & LOAD CR2	JUMP TO PRIMARY INST.	JUMP TO EXTERNAL PORT	JUMP & LOAD CR2	JUMP & LOAD ADDRESS	JUMP TO SUBROUTINE		RETURN FROM SUBROUTINE		REPEAT SUBROUTINE	REPEAT INSTRUCTION		BRANCH ON CONDITION		BRANCH TO SUBROUTINE		RETURN ON CONDITION		BRANCH & MODIFY	
		ន	×	0	0	0	-	0	0	-	-	0		-		-	-				0		-		0	
	CODE	<u>5</u>	×	0	_	0	0	-	-	0	-	0		-		0	-		0		0		-		-	
	ខ	102	×	-	0	0	0	0	-	0	0	0		F		-	0		-		-		-		-	
		ខ	×	-	0	_	_	-	-	0	0	0		Ŀ		-	-		0		0		0		0	
		MNEM	×	INC	JMP	all	N S	I _M	JEP	JL2	JLA	JSR		RTN		RSR	RPI		BRC		BSR		ROC		BRM	

NOTES

1. X = DON'T CARE STATE

- = NO CHANGE

2. EQUATIONS APPLY AS SHOWN, WHERE:

RIN = (CR13*CR12*CR11*CR10)

XB = EXTERNAL EXTENDER BUS NODE (see Table 3)

B = COMPLEMENT OF BRANCH INPUT

3. RSQ = OUTPUT OF RSR FLIP FLOP
4. ALL REGISTERS AND RSR FLIP FLOP CHANGE STATE
ON VOL. TO VOH (POSITIVE GOING) CLOCK TRANSITION
5. NEGATIVE LOGIC USED THROUGHOUT
6. TABLE 8 SHOWS LIFO STACK TRUTH TABLE
7. CRO CHIP OUTPUTS ENABLED WHEN CSS=1

JIB - Jump to I Bus

The JIB instruction is a direct jump to address information on the I Bus port. The I Bus is normally an internal data bus in the processor and can be used to input the starting address of a microprogram instruction routine. The I Bus data is modified or "masked" with control memory feedback on the NA inputs. The next address is therefore determined by I Bus ANDed with NA inputs.

JIN - Jump to I Bus and Load CR2

The JIN command routes the I Bus ANDed with NA input to CRO as does JIB. In addition, JIN loads unmodified I Bus data into register CR2 on the same clock edge. This information in CR2 can be used at a later point in microprogram for primary and secondary program flow modification.

JPI - Jump to Primary Instruction

The JPI command is a jump to the contents of CR2 ANDed with the NA inputs, Register CR2 is loaded with a previous JIN or JL2 instruction. The code stored in CR2 is used to start a new sequence of microinstructions or modify the present microinstruction sequence.

JEP - Jump to External Port

The JEP instruction is a direct jump to information on the @ Bus port. The @ Bus data is ANDed with the NA inputs (@ Bus·NA) prior to entering register CR0. This instruction offers an additional port to enter a starting address or modify information to microprogram flow.

JL2 - Jump to NA Inputs and Load CR2

The JL2 command is a direct jump to the NA inputs and a parallel load of CR2 from the I Bus. This instruction allows CR2 to be loaded during the execution of another microinstruction. This is useful for storing an interrupt vector or a new operation address while finishing a previous microinstruction sequence.

JLA - Jump to NA Inputs and Load CR1

The JLA command is a direct jump to the NA inputs and a parallel load of CR1. CR1 is loaded with the incremented value of CR0 (CR0 plus C_{in}). The JLA instruction can be used to service an interrupt or as an additional form of subroutining.

JSR - Jump to Subroutine

The JSR instruction is an unconditional jump to subroutine. The jump address is provided by the NA inputs which are loaded into register CR0. At the same time, the present CR0 address is routed through the incrementer and "pushed" onto the LIFO stack to CR4.

The JSR command operates in two modes depending upon the status of the RSR flip flop (see Table 2).

Non-Repeat mode is used for normal subroutining.
 The RSR flip flop is clear (RSQ = 0) which causes

the present CR0 address to be incremented and pushed onto the stack. That is, CR0 plus $C_{in} \rightarrow CR4$ and the contents in registers CR4 through CR7 are "pushed down" one location. Upon a return from subroutine, the incremented address puts the control into the main program flow one location below the JSR address.

 Repeat mode is used for multiple executions of a single subroutine. The RSR flip-flop has been previously set (RSQ = 1) by an RSR instruction.

The incrementer is disabled and CR0 is loaded into CR4. The stack registers CR4—CR7 are pushed down as before. Upon a return from subroutine, the original JSR address is then returned to CR0 and the JSR is executed again. This repeat cycle will continue until $\overline{\text{XB}}$ signifies the final repeat count has been reached.

For multiple MC10801 configurations, the \overline{AB} line is a common connection between parallel circuits. The RSR flip-flop significes the repeat mode and \overline{AB} combines with CR1 registers to determine the final repeat count. During a JSR instruction the incrementer is controlled by the following equation:

INTERNAL CARRY IN = $C_{in} \cdot (\overline{RSQ} + (CR13 \cdot CR12 \cdot CR11 \cdot CR10) \cdot \overline{XB})$

Additional information on the \overline{XB} line is found in the following Branch Control and Applications sections.

RTN - Return from Subroutine

The RTN is an unconditional return from subroutine in which the LIFO stack is "popped" and the contents of CR4 are transferred to CR0. Up to 4 levels of nesting are possible with the on-chip stack.

The RTN instruction is used with the JSR instruction for normal subroutining or multiple executions, again dependent on the RSR flip-flop (see Table 2).

- If RSQ = 0, a normal return is executed. The stack is "popped" and the contents of CR4 are loaded into CR0.
- 2. If RSQ = 1, the stack is "popped" to CRO and CR1 is incremented. The RTN will continue in the repeat mode until CR1 is filled with all ones. The RSR flip-flop is reset when all CR1 registers reach full count. As with the JSR command XB interconnects parallel MC10801's to determine full count.

RSR - Repeat Subroutine

The RSR command initializes the RSR flip-flop and CR1 for repeating microinstructions or subroutines. During the RSR, CR0 is incremented to the next address location (CR0 plus $C_{in} \rightarrow CR0$), CR1 is loaded from the N.A. inputs, and the RSR flip-flop is set to a logic "1".



Register CR1 determines the number of times a microinstruction or subroutine will be repeated. Used as a cycle counter, CR1 is incremented until the register contains all ones (final count). For this reason, the repeat count originally loaded into CR1 must be the 2's complement of the desired count number.

Setting the RSR flip-flop to a logic "1" causes JSR and RTN to repeat subroutines and RPI to repeat single microinstructions.

RPI - Repeat Instruction

The RPI command is used to repeat single microinstructions. In a repeat mode (RSR flip flop set to logic 1 by an RSR instruction), RPI holds the CR0 control memory address constant and increments the CR1 repeat counter. At the final repeat count, all "1"s in CR1, the RSR flip-flop is reset to logic "0" and RPI loads the contents of CR1 ANDed with the N.A. inputs into CR0.

The RPI therefore directly jumps to the new address on the N.A. inputs after the microinstruction repeat sequence is complete. (Note that CR1 remains at all "1"s after completing the repeat sequence.)

 \overline{XB} is common to all parallel MC10801s to insure CR1 is full on all circuits.

When not in a repeat mode (RSR flip-flop at logic "0"), the RPI instruction becomes a direct jump to register CR1. CR1 is ANDed with the N.A. inputs and loaded into CR0. In this mode RPI is used with JLA for a single level subroutine, where the return address is: (the starting address plus Cin) ANDed with N.A.

BRC - Branch on Condition

The BRC instruction is a conditional jump to the N.A. inputs. The branch decision is determined by the equation:

$$\overline{XB} \cdot (CS4 + \overline{B})$$

where \overline{XB} is the external Extender Bus common to all parallel circuitry and B is the branch input to any MC10801. If the branch equation equals "0", BRC executes a direct jump to N.A. inputs. If the branch equation equals a logic "1", the present control memory address in CRO is incremented (CRO plus $C_{in} \rightarrow CRO$) and the program goes to the next sequential location.

Normally the test bit is applied to an MC10801 branch, B, input. For multiple chip configurations, the \overline{XB} line is connected common so all MC10801 respond to the same branch signal. Select line CS4 is an enable for the B input and selects which MC10801 B input is tested for the branch decision. A selected CR3 bit may also be used for branching as described in Table 4.

BSR - Branch to Subroutine

The BSR is a conditional jump to subroutine. The branch condition is determined by the \overline{XB} line and the B

input as with BRC. If $\overline{\text{XB}} \cdot (\text{CS4} + \overline{\text{B}}) = \text{logic "0"}$ the BSR jumps to subroutine. The subroutine destination on the N.A. inputs is loaded into CRO, and the present address in CRO is incremented and pushed into the LIFO stack (CRO plus $C_{in} \rightarrow \text{CR4}$). If the branch equation equals logic "1", the present control memory address is incremented (CRO plus $C_{in} \rightarrow \text{CR0}$).

Unlike JSR, the BSR command is unaffected by the RSR flip flop status. Therefore, a BSR subroutine can be nested within a JSR/RTN repeat subroutine sequence without incrementing the CR1 cycle count register. A ROC is then used to return from the BSR jump.

ROC - Return on Condition

The ROC is a conditional return from subroutine. If the branch equation $\overline{XB}^{\bullet}(\text{CS4} + \overline{B}) = 0$, the return is executed by popping the LIFO stack and loading CR4 into CR0. If the equation equals a logic "1", the MC10801 performs a direct jump in the subroutine by loading the N.A. inputs into CR0. ROC operates independent of the RSR flip flop and can be used with BSR to nest subroutines within a repeat sequence.

BRM - Branch and Modify

The BRM instruction is a jump to the N.A. inputs with an address modification by the B and $\overline{\text{XB}}$ inputs. The following information is loaded into CR0 with CR03 being the most significant bit in the part.

CR03 = NA3 CR02 = NA2 CR01 = NA1•XB CR00 = NA0•B

Note that \overline{XB} is inverted as a modifier. This address modification allows multiway branching where the branches are sequential locations.

CS4 overrides the branch modifiers as shown in Table 2. When multiple MC10801s are operated in parallel, CS4 can be used to disable B and $\overline{\text{XB}}$ on all but the two least significant address bits.

REPEAT AND BRANCH CONTROL B. XB. CS4

The Branch (B), Extender Bus (\overline{XB}) and Select line CS4 control certain MC10801 instructions to make repeat or conditional jump decisions.

Branch-B and Select line-CS4:

Branch operations BRC, BSR, and ROC use the B input as a source of decision information. Parallel MC10801 circuits determine the branch status from any B input enabled by select line CS4. The selected B input is routed to the $\overline{\text{XB}}$ line which is common to all MC10801s and allows parallel circuits to operate as a unit.

 \overline{A} branch decision depends on the following equation: $\overline{\overline{XB}}$ · (CS4 + \overline{B}). Select line CS4 enables the B input when held at a negative logic "O" (MECL VOH). Branch then occurs if B = logic "1", and the $\overline{X}B$ line extends this branch condition to all parallel circuits. $\overline{X}B$ is a complemented signal to operate properly when wired



together using the emitter dot (negative logic AND function).

The BRM instruction is a special type of branch where the B and XB lines determine register CR0 bits as follows:

> CR03 = NA3 CR02 = NA2CR01 = NA1.XB CR00 = NA0.B

Select line CS4 overrides this use of the branch inputs. The above CR0 inputs are maintained with CS4 = logic "0" and the 4 NA inputs are routed directly to CR0 when CS4 = logic "1". This feature is used with parallel MC10801 circuits to perform a 4-way branch with the two least significant address bits. CS4 disables branch on the more significant circuits. If two MC10801s are used with CS4 = "0" on both chips, 8 way branching is possible with the next microprogram address being NA7 NA6 NA5·XB NA4·B2 NA3 NA2 NA1·XB NA0·B1 where B1 is the branch input on the lower order chip and B2 is the branch input on the upper order chip.

Repeat operations JSR, RTN, and RPI respond to XB, but not to B. The functional equation for a repeat decision is RSQ + RIN·XB. Repeat operation is discussed in the preceding MC10801 instruction descriptions and the following applications section.

Extender Bus - XB:

The XB line operates in several modes and can be driven from various parts of the MC10801 or from external circuitry.

The \overline{XB} line is controlled by the B input to insure branch coupling between parallel circuits as described above. Status register CR3 bits can be multiplexed onto XB with select lines CS0 through CS3. To make branch decisions, the selected CR3 bit goes to all parallel MC10801s on the XB interconnection. Select lines CS0 through CS3 operate independently of the selected MC10801 IC0-IC3 control instruction and must be programmed for the branch.

Repeat register CR1 and the RSR flip-flop control XB during a JSR, RTN, or RPI instruction. If RSQ = logic "1" (the MC10801 in a repeat mode) and CR1 signifies a repeat count, \overline{XB} is forced to a logic "0". \overline{XB} going to all parallel MC10801 circuits, couples the cycle count information in CR1 to control the repeat sequence. During a repeat sequence CR3 status bits should be disabled from XB to avoid overriding the CR1 cycle count. In a nonrepeat mode, RSQ = logic "0", the \overline{XB} line has no affect on JSR, RTN or RPI instructions.

It is possible to control or modify the XB line from an external signal. The XB pins of parallel MC10801s are emitter dotted and an external signal can be tied into this connection. The external signal would override internal MC10801 control by forcing a negative logic "0" (MECL VOH) on the \overline{XB} line. This feature is not required for normal MC10801 operation and would be used to produce special branch functions.

Table 3 is a listing of the \overline{XB} status as controlled by the various MC10801 control sequence instructions and select lines CS0, CS1, CS3 and CS4.

TABLE 3 TRUTH TABLE FOR THE XB (EXTENDER BUS) LINE

	1 REPEAT	BRANCH	INSTRUCTION CONTROL IC3-IC0	2			3
COMMENTS	FUNCTION	CS4	MNEMONIC CODE	CS3	CS1	CS0	XB
Branch input or	×	×	JSR+RPI+RTN+	1	×	Х	1
repeat function can			BRC+BSR+ROC	0	0	0	CR30
not affect the XB				0	0	1	CR31
line on these in		İ		0	1	0	CR32
structions.				0	1	1	CR33
Branch input can-	X	1	BRC+BSR+ROC	1	X	X	1
not affect the				0	0	0	CR30
XB line when CS4 1.				0	0	1	CR31
				0	1	0	CR32
				0	1	1	CR33
The Branch input is	X	0	BRC+BSR+ROC	1	×	×	B
selected onto the XB				0	0	0	B·CR30
line when CS4_0 and				0	0	1	B·CR31
the instruction is a		1		0	1	0	B·CR32
BRC, BSR or ROC	ļ	ĺ		0	1	1	B·CR33
If the repeat function	()	×	JSR+RPI+RTN	1	×	×	1
0, the XB line is				U	-0	0	CR30
unaffected by JSR,				0	0	1	CR31
RPL or RTN.				0	1	0	CR32
	i .			0	1	1	CR33
If the repeat function -1, XB is forced to 0 on a JSR, RPI or RTN	1	×	JSR+RPI+RTN	×	×	Х	0

[&]quot;X" represents a Don't Care Condition

(RSQ) • (CR13•CR12•CR11•CR10) Repeat Function NOTES 1.

CS3 enables a bit from CR3 to be placed on \overline{XB} , CS0 and CS1 select the bit from CR3. The \overline{XB} line can be forced to a "0" from an external chip using the negative logic "AND"



STATUS REGISTER CR3 CONTROL CS0, CS1, CS2, CS3

Register CR3 is primarily used as a storage area for microprogram status information. The contents of this register are continuously available on MC10801 package pins CR30 through CR33. Information can be loaded from the I Bus port, NA inputs, or from the single line input, Din. Select lines CS0 through CS3 and the reset, $\overline{\text{RST}}$, input control all CR3 load operations. In addition, CS0, CS1, and CS3 enable CR3 bits onto the $\overline{\text{XB}}$ line as described in the preceeding section and Table 3.

CSO and CS1 select one of the four CR3 bits to be loaded from information on the D_{in} input. This occurs with CS2 = logic "0". CSO and CSI also select the I Bus or NA inputs for parallel loading CR3. Table 4 shows the truth table for entering information into CR3. As with all MC10801 registers, CR3 is a master-slave design which loads information on a positive going (VOL to VOH) clock edge.

TABLE 4

TRUTH TABLE FOR
STATUS REGISTER CR3 AND XB AS A FUNCTION OF CS0-CS3

RST	SEL CS3	CS2	NE INP CS1	UTS CS0	CR33	EGISTE CR32		OUTPUT CR30	S XB
0	×	×	×	×	0	0	0	0	
1	0	0	0	0				DIN	CR30
1	0	0	0	1			DIN		CR31
1	0	0	1	0		DIN			CR32
1	0	0	1	1	DIN				CR30
1	0	1	0	0		1			CR30
1	0	1	0	1					CR3
1	0	1	1	0					CR32
1	0	1	1	1					CR3
1	1	0	-0	0	İ			DIN	1
1	1	0	0	1			DIN		1
1	1	0	1	0		DIN			1
1	1	0	1	1	DIN		İ	1	1
i	1	1	Ü	0	0	0	- 0	0	1
1	1	1	0	1	1B3	IB2	IB1	IB0	1
1	1	1	1	0	NA3	NA2	NA1	NAO	1
1	1	1	1	1					1

 $\ensuremath{^{\prime\prime}}\xspace^{\prime\prime}$ represents a Don't Care Condition; $\ensuremath{^{\prime\prime}}\xspace^{\prime\prime}$ represents a NO CHANGE Condition

NOTES: 1. Register CR3 changes state on a VOL to VOH transition at the clock input.

2. The \overline{XB} line can be forced to a "0" due to a branch or repeat condition, Table 3 fully describes \overline{XB} .

CRO OUTPUT BUFFER ENABLE CS5

Select line CS5 provides a gating function on the CR0 control memory address outputs. A logic "1" on CS5 enables CR0 to package pins CR00 through CR03. A logic "0" on CS5 forces the buffer outputs to a logic "1" state. This negative logic 1 (MECL VOL) frees the CR0 output pins and allows for an external source of control memory address information. Note that when the CR0 buffers are disabled, the CR0 information is still available for internal operation. This alternate addressing feature can be used to load writable control storage on power up or for forcing interrupt vectors and overriding normal MC10801 operation. Table 5 shows the truth table for the CS5 input.

TABLE 5
TRUTH TABLE FOR CRO OUTPUT BUFFER

CS5	OUTPUTS CR00 – CR03
1 0	ENABLED DISABLED

BUS CONTROL CS6, CS7, CS8

The I Bus and @ Bus function as I/O ports for information stored within the MC10801 internal registers. For data output, CS6, CS7, and CS8 select the proper register and enable the bus output drivers. When not used to output data the MC10801 internal bus drivers are forced to a negative logic 1 (MECL VOL) to provide for I Bus and @ Bus data input operations.

Lines CS6, CS7, and CS8 select data from registers CR1, CR2, or either end of the LIFO stack CR4 and CR7. CS6 selects either the I Bus or the Ø Bus while CS7 and CS8 control the source of output data. Registers CR1 and CR2 are directly selected. However, CR4 and CR7 selection is dependent upon ICO-IC3 control instructions involving the LIFO. CR7 can be read only during a JSR or BSR with branch LIFO push operation. Reset, RST, results in a LIFO push and also enables CR7 as an output.

LIFO pop operations, as caused by a RTN or ROC with branch, forces a logic 1 state on the I Bus and Ø Bus drivers. Either port can then input information to CR7 as required to extend the stack depth with external circuits. All MC10801 control instructions not involving the LIFO enable CR4 as a possible I Bus or Ø Bus data source. Table 6 shows registers available to the I Bus and Ø Bus as output ports.

TABLE 6
SELECTING THE I BUS AND Ø BUS AS DATA OUTPUTS

INSTRUCTION CONTROL			[CS	6 0	CS6	1
ICO - IC3 MNEMONIC CODE	RST	CS7			ІВ	ов	18
×	X	! 0	. 0	1	CRI	CAST	. 1
JSR+BSR+XB	×	0	1	1	CR7	0.117	1
×	0	0	1	1	CR7	6.837	1
RTN+ROC+XB	- 1	0	1	1	1	1	1
JSR+RTN+(BSR+ROC)•XB	1	0	1	1	CR4	CR4	- 1
×	×	1	-0	1	CR2	CR.	. 1
×	×	1	1	1	1	- 1	1

X = Don't care

The bus control inputs also select either the I Bus or Ø Bus as input ports to load information into the bottom of the LIFO (CR7). Select line CS6 selects either the I Bus or Ø Bus while CS7 and CS8 in conjunction with a LIFO pop function, RTN or ROC with branch, enables these ports as inputs to CR7. Table 7 shows complete LIFO operation and selection of I Bus and Ø Bus as controlled by the ICO-IC3 control instructions and the CS6-CS8 bus control inputs.

The I Bus automatically becomes an input port to CR0 or CR2 during a JIB, JIN, or JL2 instruction. When using these instructions a logic "1" is normally selected on the I Bus drivers, see Table 6, to avoid a conflict between internal register data and the incoming I Bus information.

CARRY OUT COUT

The C_{out} line is a direct function of the C_{in} input and the CR1 or CR0 registers as shown in Table 8. Note that when RSQ = 0, C_{out} always monitors the CR0 register independent of the IC0--IC3 instruction inputs.



TABLE 7
TRUTH TABLE FOR THE 4 X 4 LIFO STACK (REGISTERS CR4-CR7)

INSTRUCTION CONTROL IC0 - IC3							NI	EXTSTA	TE	
MNENONIC CODE	RST	XB	RSQ	CS6	CS7	CS8	CR4	CR5	CR6	CR7
RTN : RPI	0	×	1	Х	X	Х	CR1	CR4	CR5	CR6
RTN + RPI	. 0	Х	0	×	×	X	CR0	CR4	CR5	CR6
RTN + RPI	0	X	X	×	×	X	CRO	CR4	CR5	CR6
JSR	1	X	0	Х	×	Х	CRO Plus CIN	CR4	CR5	CR6
JSR	1	1	1	Х	×	×	CRO Plus CIN	CR4	CR5	CR6
JSR	1	- 0	1	X	×	X	CR0	CR4	CR5	CR6
BSR	1	1	×	X	×	Х	-		-	
BSR	1	0	×	×	×	×	CR0 Plus CIN	CR4	CR5	CR6
RTN	1	Х	X	X	0	0	CR5	CR6	CR7	0
RTN	1	Х	, x	×	1	X	CR5	CR6	CR7	0
RTN	1	Х	×	0	0	1	CR5	CR6	CR7	1B
RTN	- 1	Х	×	1	0	1	CR5	CR6	CR7	ОВ
ROC	1	1	×	X	×	X				
ROC	1	0	×	×	0	0	CR5	CR6	CR7	0
ROC	1	0	×	×	1	X	CR5	CR6	CR7	0
ROC	1	0	×	0	0	1	CR5	CR6	CR7	1B
ROC	1	0	×	1	0	1	CR5	CR6	CR7	ОВ
JSR - BSR + RTN + ROC	1	Х	×	X	×	X			-	-

[&]quot;X" represents a Don't Care Condition; "-" represents a NO CHANGE Condition

TABLE 8
TRUTH TABLE FOR Cout

INSTRUCTION CONTROL ICO – IC3	RSQ	C _{out}
RPI + RTN	0	Cin+CR03+CR02+CR01+CR00
RPL+ RTN	1	C _{in} +CR13+CR12+CR11+CR10
RPI + RTN	X	Cin+CR03+CR02+CR01+CR00

APPLICATIONS INFORMATION

The MC10801 fits a wide range of system sizes and applications, and therefore, has no fixed interconnection configuration. The specific system design goals will determine the control memory size, the number of MC10801s, and the interconnection pattern. A typical small processor control section can, however, illustrate use of the MC10801. Figure 3 shows two MC10801s plus microprogram control storage for the processor. Various features are described below:

MEMORY ADDRESSING

Two MC10801s provide increment, direct jump, branch, and subroutine capability for up to 256 words of control memory. Three devices can extend this to 4K words. Control register CR0 outputs are the control memory address.

A second technique to extend memory addressing beyond 256 words is two MC10801s and word-page memory mapping. Status Register CR3 of device B extends the memory size to 16 pages of 256 words each. Increment, direct jump, branch, and subrouting are restricted to within a given page, however, the third MC10801 and Next Address feedback bits from control storage are eliminated. The page address is loaded from the I Bus or NA inputs and controlled via the Status Field.

CONTROL STORAGE

Control storage can be as large as 4K words (16 pages x 256 words) for the example shown. If writable control storage is desired, MECL RAM's (MCM 10144 or MCM 10146) are used. For PROM the MCM 10149 is used.

The word length is the sum of the various control fields existing in the control storage. The Instruction Field equals 4 bits, the Next Address Field equals 8 bits, the Status Field is up to 10 bits, etc. It is not unusual for the word size to be 40 to 80 bits or more including the RF, ALU condition code, and other processor fields.

If system cycle times permit, the word size can be decreased by control field decoding. Small PROMs such as the MCM10139 or discrete logic are used to decode the select line signals. The number of microprogram bits can be reduced, but additional delay in the feedback path is introduced.


MICROPROCESSOR SEQUENCE CONTROL

The control fields feedback from storage to the MC10801s determine the microprogram sequence. The 4-bit Instruction Field selects one of 16 control instructions to generate the next microprogram address. Instruction lines IC0 through IC3 are respectively tied in parallel so that devices A and B perform the same instruction.

The Next Address Field is 8 bits wide — four bits to the most significant device B and the other four bits to device A. The NA inputs are the source of constants, starting addresses, jump and branch vectors, subroutine vectors, and masking information. The data at the NA inputs is used by the MC 10801 and controlled by the Instruction Field and/or the Status Field.

The Status Field can be up to 10 bits wide. The number of bits can be decreased with decoding or with selective functions used in the MC10801.





Control lines CS0 through CS3 are driven independently because they manipulate register CR3 on each MC10801. Register CR3 is the Page Address register on device B, and is a status bit register on device A. Each CR3 register on the two MC10801's must be controlled independently.

Other connections to the MC10801s include:

- C_{in} of the least significant device A is a logic "1" for increment functions, C_{out} of device A ripples to C_{in} of device B.
- 2. The $\overline{\text{XB}}$ lines are tied common for parallel branch functions.
- Branch information is tested on the B input of device A. As a result, CS4 = 1 for device B to disable its branch input because the input is not used.
- 4. Clock and reset are tied in parallel on both devices.
- CS5 is the CR0 output disable or the Word Address Disable. This line can be used for writable control storage functions or for interrupt functions.
- Data can be entered into the CR3 register on a single bit basis using the D_{in} input.

I BUS AND Ø BUS

The data buses are tied to other ports of the processor. Starting addresses, interrupt vectors, and extension of the internal LIFO stack are common uses of these buses. Both the I Bus and @ Bus are bidirectional, and are controlled by the Status Field and the Instruction Field.

SUBROUTINE & REPEAT FUNCTIONS

Subroutine and repeat operations are important functions of the MC 10801. These can each be illustrated simply.

 Non-repeat subroutine — an example is illustrated in Figure 4. The address is limited to the word address and is listed in hexadecimal. At address 06, a JSR is executed in which address 17 → CR0, the present address plus 1 → CR4, and the stack is pushed. The subroutine begins at address 17 and ends at address 19 with an RTN. When the RTN is executed, (CR4) → CR0, the stack is popped, and the program jumps to location 07 to continue the program.

FIGURE 4 - NON-REPEAT SUBROUTINE LISTING

ADDRESS	I FIELD	NA FIELD	DESCRIPTION
r 06	JSR	17	: 06+1 + CR4. Push Stack, 17 + CRU
- ▶ 07	INC	×	Continue Program
L+17	INC	×	Beginning of Subroutine
18	INC	×	
	BTN	×	(CR4) - CR0; Pop Stack

Repeat subroutine — Figure 5 shows this example.
 The instruction flow is similar to the above example except that an RSR must be executed.

During the RSR, CR1 is loaded with the 2's complement of 4 which is the number of times the subroutine is to be repeated. In hexadecimal notation, this is FC for 4 cycles. Also RSQ is set to 1 for repeat (in the non-repeat mode RSQ = 0).

The JSR is executed to begin the subroutine operation. During the JSR, the subroutine address 17 \rightarrow CR0, the present address 06 plus C_{in} internal \rightarrow CR4 and the stack is pushed. If RSQ = 0 or CR1 = FF, C_{in} internal = 1. Thus for the first 3 cycles when the JSR is executed, the present address 06 is loaded into CR4.

At the end of each subroutine cycle, an RTN is executed or (CR4) \rightarrow CR0; the stack is pushed; and if RSO = 1 and CR1 \neq FF, then CR1 is incremented and if CR1 = FF, 0 \rightarrow RSO. In this example for the first 3 cycles, the RTN jumps to 06 (the JSR) and CR1 is incremented finally to FF.

On the final cycle, the JSR is executed with CR1 = FF and address 07 is loaded into CR4. Then, the RTN resets RSQ and jumps to location 07 to end the operation.

For this example with an 8-bit word address, the maximum number of subroutine cycles is 256.

FIGURE 5 - REPEAT SUBROUTINE LISTING

ADDRESS	I FIELD	NA FIELD	DESCRIPTION
05	RSR	FC	1111 1100 → CR1; 1 → RSQ
▶ 06	JSR	17	06 + C _{IN} Internal + CR4; Push Stack 17 + CR0, If RSQ = 0 or CR1 - FF then C _{IN} Internal - 1.
→ 07	INC	×	Continue Program
17	INC	x	Beginning of Subroutine
18	INC	×	
19	RTN	×	(CR4) → CR0; Pop Stack, if RSQ = and CR1≠ FF, then (CR1) +1 → CR1 if CR1 = FF, then 0 → RSQ

 Repeat Instruction is shown in Figure 6. As in the repeat subroutine, an RSR is executed loading CR1 with = FC and RSQ is set. This sets the number of instruction cycles at 4.

An RPI then is executed. If RSQ = 1 and CR1 \neq FF, then (CR1) plus 1 \rightarrow CR1 and CR0 \rightarrow CR0. If CR1 = FF, RSQ is reset and (11)•(FF) \rightarrow CR0.

Thus for the first 3 cycles, CR1 is incremented and CR0 stays at the present address.

During the fourth and final cycle (CR1 = FF from the third cycle) RSO is reset and CR0 jumps to the Next Address value (11) AND'ed with the value of CR1 (FF) which is all logic 1s. The location 11 now continues the program.

The maximum repeat cycle is again 256.

FIGURE 6 - REPEAT INSTRUCTION LISTING

ADDRESS	I FIELD	NA FIELD	DESCRIPTION
09	RSR	FC	1111 1100 → CR1; 1 → RSQ
OA	RPI	11	If RSQ = 1 and CR1 \neq FF, then (CR1) + 1 \rightarrow CR1, (CR0) \rightarrow CR0. If CR1 = FF, then 0 \rightarrow RSQ (11*FF) \rightarrow CR0
L → 11	INC	į	Continue Program



Each MECL 10,000 series circuit has been designed to meet the despecifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test

ELECTRICAL CHARACTERISTICS

socket or mounted on a printed circuit board and transverse air flow greater than 500 linear from is maintained. Outputs are terminated through a 50-ohm resistor to 2.0 volts. Test procedures are shown for

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	LIND
Supply Voltage $(V_{CC} = 0 \text{ Volts})$	VTT VEE	-1.9 to -2.2 -4.68 to -5.72	Vdc
Operating Temp. (Functional)	ΤA	-30 to +85	ပ္စ
Output Drive	1	50Ω to2.0 Vdc	-
Maximum Clock Input Rise and Fall Time (20% to 80%)	tr, tf	10	su
Minimum Clock Pulse Width	PW	5	su

only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST	TEST VOLTAGE VALUES	LUES		
@Test			Volts			
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE	VEE VTT
⊃ ₀ 0€	0.890	-1.890	1.205	1.500	-5.2	-2.0
+25°C	- 0.810	1.85	1,105	- 1 475	5.2	-2.0
+85°C	0.700	1.825	- 1.035	1.440	-5.2	-2.0

										+8500	0000	1 825	1 035	000	4 0	0.5	
	-										0.700	0.40	200		, ,	0.7-	
						TEST LIMITS	MITS										
		Under	-30	30°C		+25°C		2₀58+	ာ့		>	OLTAGE APPL	LIED TO PINS L	VOLTAGE APPLIED TO PINS LISTED BELOW:	2.		100
Characteristic	Symbol	Test	ĕ	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	V _{TT}	g pug
Power Supply Drain	<u></u>	1, 24			-	200	:	-		mAdc					1. 24	25.48	712.17.36
Current	111	25, 48				270		1				,			1, 24	25, 48	7,12,17,36
Input Current	Ę	23					45			μAdc.	23				1, 24	25, 48	7.12.17.36
		42					370			_	42				-	****	
		04					470				40						
	l'in L	18			0.5	-				_		18	:	:	-	-	-
Logic "0"	40∧	16	1 060	0.890	0960		0.810	0.890	0 700	Vdc	*18,26,27,45				1 24	25.48	7121736
Output Voltage		2	1 060	0.890	0.960		0.810	-0.890	00.700	Vdc	41,44,46	40,42,43					7,12,17,36
Logic ''1''	NOL	16	- 1.940	1.675	1.900		- 1650	1.875	-1.615	Vdc	45	26.27.40	:		1 24	25.48	712 17 36
Output Voltage		2	1.890	1.675	1.850		1,650	-1.825	1.615	Vdc	**42,43,45	40,41,44,46,47	ı	1			7,12,17,36
Logic ''0''	VОНА	2	-1.080		086.0		-	0.910		Vdc	**42,43,45	40,41,44,47	46		1, 24	25, 48	7,12,17,36
I hreshold Voltage														•			
Logic "1"	VOLA	2		1 655			1.630		1.595	Vdc	** 42 43 45	40 41 44 47		46	20	25. 40	7171736
Threshold Voltage														P		_	7.1.2.1.7.30
								-	The second secon	-					-	-	

[†]The bi-directional outputs are specified at = 1.90 volts for V_{OL} min.

PS1 Apply V_{IH} at 37,43 V_{IL} at 40,41,42,44; the clock once (☐) .

PS2 Apply V_{IH} at 41,42,43,44; v_{IL} at 33,34,37,40,47; then clock once (☐)



SETUP AND HOLD TIMES (NANOSECONDS AT 25°C)

	Setup	Hold
Input	Min	Min
IC0-IC2 (1)	27	-2.0
ICO-IC3 (2, 3)	44	-8.0
NA0-NA3	28	+2.0
I Bus, Ø Bus	25	+1.0
CSO-CS3	35	-2.0
CS4 (4)	23	-2.0
B (4)	21	-1.0
Cin	15	+2.0
Din	20	+2.0
RST	20	+5.0
XB	28	-4.0
XB (4)	20	-2.0

NOTES: (1) All instructions except 2 and 3 below.

(2) BSR, BRC, BRM, or ROC instruction when B • CS4 = 1.

(3) BSR, BRC, BRM, ROC, JSR, RPI, or RTN instruction when RSQ = 1.


(4) BRM instruction only.


PROPAGATION DELAY TIMES (NANOSECONDS)

		-30	o°C	+ 25	oc	+85	o _C
Input	Output	Тур	Max	Тур	Max	Тур	Max
Clock	CR0, CR3	11.1	16.0	11.2	16.0	12.0	17.0
Clock	1B, ØB	16.3	30.0	16.8	30.0	21.2	32.0
Clock	XВ	15.7	20.0	16.1	21.0	18.2	23.0
Clock	Cout	13.5	22.0	14.6	23.0	16.3	24.0
Cin	Cout	3.10	9.00	2.80	7.00	3.40	8.00
ICO-IC3	ØB	22.7	32.0	23.4	33.0	28.9	38.0
IC0-IC3	XВ	14.9	20.0	15.9	21.0	19.1	24.0
IC0-IC3	Cout	17.4	26.0	17.4	26.0	20.9	27.0
CS7, CS8	IB, ØB	14.8	22.0	16.0	24.0	17.6	26.0
CS0-CS4, B	XB	11.8	17.0	12.4	18.0	15.3	20.0
CS6	1B, ØB	7.00	11.0	6.80	11.0	7.70	12.0
CS5	CR0	5.20	10.0	5.30	10.0	6.10	11.0
XB	ιв, ØВ	21.3	29.0	22.2	31.0	24.6	36.0
RST	IB, ØB	18.8	26.0	19.6	28.0	22.9	31.0
TR, TF	All	6.00	11.0	6.50	11.0	8.30	12.0




SWITCHING WAVEFORMS PROPAGATION DELAYS





SETUP AND HOLD



TEST PROCEDURE:


- a) Establish setup time with long thold-
- b) Keeping the leading edge of the input constant (t_{setup}) vary the trailing edge of the input to determine t_{hold} .

NOTE: t_{setup} and t_{hold} as defined are positive. Internal delays in the data path may result in a shift of the data waveform to the left, with respect to the clock, resulting in negative hold times.


SWITCHING TIME TEST CIRCUIT

50 ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50 ohm coaxial cable. Wire length should be <% inch from TP_{in} to input pin and TP_{out} to output pin.








THERMAL CHARACTERISTICS (TYPICAL)

@ 500 Linear Ft. Air Flow


 θ_{JC} = 26.5° C/W θ_{JC} = 7° C/W

PACKAGE DIMENSIONS



	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	31.24	32.26	1.230	1.270
В	12.70	13.72	0.500	0.540
С	4.57	5.59	0.180	0.220
D	0.38	0.53	0.015	0.021
F	1.14	1.40	0.045	0.055
G	1.27 BSC		0.050	BSC
Н	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.54	3.30	0.100	0.130
L	15.24 BSC		0.600	
M	-	70		70
N	0.51	1.52	0.020	0.060
Р	20.3	BSC	0.800	BSC

Case 725-01



A socket for the QUIL package is available from ELECTRONIC MOLDING CORPORATION. (Part number 7178-295-5)

QUIL is a trademark of Motorola Inc.





MC10802

Advance Information

INTRODUCTION

The MC10802 Timing Function is an LSI building block for digital processor systems. This circuit contains the logic and control lines to generate system clock phases and provides for start, stop, and diagnostic operations. Each part is four bits wide and can be connected in series for greater than four phase clock systems.

The Timing Function as shown in the block diagram below is composed of a four phase shifter circuit with buffered outputs. Fifteen input lines combine with Control and Start Sync logic to control all operations within the part.


FEATURES


- Programmable Number of Phases
- Selectable Double -Width Phases Duration
- Start Signal Synchronizer
- Single Cycle Stepping
- Single Phase Stepping
- Asychronous Master Reset
- Cascadable
- Fully Compatible with the MECL 10,000 Family

MECL - LSI TIMING **FUNCTION**



L SUFFIX CERAMIC PACKAGE CASE 623





©MOTOROLA INC. 1978

ADI-507

FUNCTIONAL DESCRIPTION

The MC10802 is a clock phase generator operating from a single clock source. The number of clock phases (up to four), phase duration, and operation modes are all programmable. Additionally, multiple devices can be cascaded for more than four clock phases. The following description details device operation.

CLOCK PHASE OUTPUTS


Up to four clock phases are available per circuit. The phase number is programmed by select lines TS4 and TS5 (Table 1). Clock phase outputs are normally high (V_{OH}) and go low while active (See Figures 5 and 6). The end of each phase is a low to high transition as required to clock MECL master-slave storage devices.

TABLE 1 - PHASE SELECTION

TS4	TS5	Phase Number
Н	Н	One Phase
L	Н	Two Phases
н	L	Three Phases
	L	Four Phases

The "One Phase" selection is used only with cascaded circuits, for example, five phases with two parts or nine phases with three parts. If used with a single circuit, the MC10802 stops with $\phi1$ held at a low logic level (VoL). A single phase clock is generated by programming the circuit to two phases, giving the desired clock and its complement on the $\phi1$ and $\phi2$ outputs.

INPUT/OUTPUT DIAGRAM-MC10802



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit
Supply Voltage (V _{CC} = 0)		VEE	-8 to 0	Vdc
Input Voltage (V _{CC} = 0)		Vin	0 to VEE	Vdc
Output Source Current	Cont Surge	l _o	< 50 < 100	mAdc mAdc
Storage Temp. Junction Temp.		T _{stg.} T _j	-55 to +150 165	°C

NOTE: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.



Phase select lines TS4 and TS5 are fixed programmed for most systems; however, the number of selected phases can be dynamically changed if desired. The programming change of TS4 and TS5 must occur on or before the last phase of the smallest of the two selected numbers; that is, changing $\phi_n \rightarrow \phi_n + x$ or $\phi_n + x \rightarrow \phi_n$ must be done during or before $\phi_{\rm D}$ and meet circuit setup and hold times. For example, changing from a four phase selection to a two phase selection must occur on or before ϕ 2.

PULSE WIDTH DURATION

Each clock phase is normally one master clock period in duration. However, any or all selected phases can be extended to double duration. Select lines TSO through TS3 independently control phase duration of the corresponding output (Table 2).

Similar to phase number selection, phase duration can be dynamically programmed. The associated select line must be stable for the positive going master clock edge that triggers the desired phase. Figure 1 shows an example of stretching ϕ 2 with associated signals.

OPERATIONAL CONTROL

Control line inputs determine the MC10802 operating mode. System start, stop, and diagnostics can all be controlled via these MC10802 inputs as shown in Table 3.

1. RESET — is an asynchronous input overriding other control inputs. Reset drives all phase outputs to a high

TABLE 2 - PHASE DURATION

Select	Line	Phase	Duration
TSO	Н	1	Single
1 100	L	1	Double
TS1	Н	2	Single
101	L	2	Double
TS2	Н	3	Single
132	L	3	Double
TS3	Н	4	Single
	L	4	Double

logic state. It also resets the circuit so $\phi 1$ will be the first phase after the circuit is initialized. Reset is active with a high logic level on the input. Reset must be supplied on power up.

- 2. MAINTENANCE MODE is selected with the R/M input in the high logic state. The maintenance mode has four operating patterns as controlled by the G/H and SC/SP inputs (see Table 3). Each maintenance mode operation is initialized by a low, VL, to high VH, transition on the START input. This requirement for a start signal is normally used for diagnostic purposes or "front panel" interface. A special synchronizer circuit internal to the MC10802 allows the start signal to be asynchronous to the master clock.
 - a. STOP AT END OF CYCLE is a continuous cycle operation controlled by G/H=L and SC/SP=L. Initialized by a start signal, the MC10802 continues cycling until halted with the G/H input.

FIGURE 1 - STRETCHING PHASE TWO WITH ASSOCIATED SIGNALS






TABLE 3 - OPERATIONAL CONTROL

Reset	R/M	G/H	SC/SP	Mode		Operation	Source
Н	×	X	×	Reset		X	X
L	Н	Н	Н	Maintenance	Halt	Single Phase	Start /
		Н	L			Single Cycle	Start _
		L	н		Go	Stop on Phase	Initiate-Start / End-G/H /
		L	L			Stop at End of Cycle	Initiate-Start / End-G/H /
L	L	Н	Н	Run	Halt	Single Phase	Start _/
		н	L			Single Cycle	Start _/
		L	н		Go	Stop on Phase	Initiate-G/H _ End-G/H _
		. L	L			Stop at End of Cycle	Initiate-G/H \tag{H} \square

X = don't care

When halted, the circuit will complete the programmed phase count and stop. The G/H can go high to stop the part any time during the last set of output phase signals until the minimum setup time before the master clock rising edge that terminates the last phase. The circuit is initialized afterward in this mode by returning G/H to a low state and supplying another start input signal.

- b. STOP ON PHASE is also a continous cycle operation. It is controlled by G/H = L and SC/SP = H. As with the previous Stop at End of Cycle, the MC10802 is initialized with a start signal and continues cycling until halted by taking the G/H input high. However, in this operating mode the circuit stops on the phase during which G/H goes high, again observing minimum set up times.
- c. SINGLE CYCLE is a diagnostic function selected by G/H = H and SC/SP = L. Initially all phase outputs are stationary at a high state. Upon receiving a start signal, the MC10802 goes through one complete cycle of phases, terminating after the last programmed phase (see Figure 5). Each following start signal sequences the circuit through one complete cycle.
- d. SINGLE PHASE is also a diagnostic function and is selected by G/H = H and SC/SP = H. A start input signal advances the MC10802 one output phase from its present position. Several start signals cause the circuit to cycle through the programmed number of phases, moving forward one phase for each start.

If a Single Phase or Stop on Phase operation stops the MC10802 on a phase other than the final selected phase, future operations begin from that point. For example, if a four phase pattern is stopped on $\phi 2$, any new operation other than reset starts with $\phi 3$.

 RUN MODE — is selected by the R/M input in the low state. The four operations in the run mode differ from the maintenance mode only in the initiation source for Stop on Phase and Stop at End of Cycle (see Table 3). These operations are initiated with the G/H input going to a low state and do not require a start input signal. Stop on Phase and Stop at End of Cycle are terminated by the G/H line going high as with the maintenance mode. Select line changes should be synchronized with the master clock to maintain proper set-up and hold time. Single Cycle and Single Phase operations are exactly the same as in the maintenance mode and require a start signal to initialize the operation.

TS7 controls the output phase duration during a Single Phase or a Stop on Phase Operation. If TS7 is at a logic low state, the phase output returns to a high state after its normal pulse width low. If TS7 is a logic high, the final phase of Stop on Phase or the Single Phase output remains low (Figure 6). Keeping an output low is used for diagnostics during partial computer cycle to trace data, delay clocking of registers, enable buses, etc. If a phase output has been held low, returning TS7 to a logic low causes the phase output to be clocked high with the Master Clock. Table 4 gives the Truth Table for TS7.

The CYCLE COMPLETE OUTPUT (CC) shows the operational status of the MC10802. This output indicates when the circuit is not running and is in the initial condition. Cycle complete goes high as a result of (1) a reset, (2) a completed Stop at End of Cycle operation, or (3) a completed Single Cycle operation. Cycle complete is not given during a running condition as one cycle immediately follows another. Table 5 shows Cycle Complete output status with Figures 5 and 6 giving timing examples.


TABLE 4 - TS7 TRUTH TABLE

TS7	Function
L	Normal Phase duration
н	Wide phase duration

TABLE 5 - CYCLE COMPLETE

CC Output	Status
Н	Complete
L L	Running





CASCADING DEVICES

Two or more MC10802's can be cascaded for greater than four (4) phases. Figure 2 shows an example of two devices.

Select line TS6 is used to establish a "master-slave" relationship between the cascaded circuits. Only the first device is related as the master stage, all others are programmed as slave stages. A single device is treated as a master stage.

Additionally, the Last Phase Out (L ϕ out) and Carry In (L ϕ /Cin) lines are connected for coupling between devices. In the Figure 2 example, the master stage L ϕ out is connected to the slave stage L ϕ /Cin, and similarly, the slave stage L ϕ out is returned to the master stage L ϕ /Cin. This daisy chain technique can be extended to multiple devices in which the L ϕ out of the last device is always returned to the master. Single device operation requires that L ϕ out be returned to L ϕ /Cin of the same circuit.

Last Phase Out is coincidental with the last programmed phase as selected by TS4 and TS5, Table 1.

TABLE 6 - SELECT LINE TS6

TS6	Function
L	Master Stage (1st)
н	Slave Stage (Other)

If the last phase is double width as selected by TS0 through TS3, L\u03c4out is present during the last full phase time independent of TS7 (See Figure 6), only for the second half and is one clock period in duration. When using SINGLE PHASE operation, L\u03c4out is present.

For normal system operation, clock phase programmobility should be limited to the last MC10802 in a chain. The Figure 2 example shows a range of 5 to 8 phases. Programming the first stage results in missing phase outputs; such as $\phi1$, $\phi2$, $\phi5$, $\phi6$, etc., if the master device is programmed as a 2ϕ example. This feature can be used for programmable time delay applications (Figure 2 has a total range of 2 through 8).

CIRCUIT OPERATION WAVEFORMS

MC10802 operation can be illustrated by waveforms showing the various timing modes. The following waveforms are based on the circuit being connected as in Figure 3. These examples are designed to show circuit operation and do not represent any particular system clocking patterns.

The Start input goes directly to a start synchronizer circuit built from two master slave flip-flops. This gives the MC10802 an internal start signal one clock period wide that is synchronized to the main clock as shown in Figure 4. Internal start normally occurs on the first positive going clock edge after the start input, but will occasionally fall on the second positive edge due to set up times required for the internal flip flops.

An asynchronous start signal must be high for at least one master clock period to insure the start input is present during a positive going master clock edge. There is no maximum duration for the start input. A start signal synchronized to the master clock must follow the set up and hold times around the positive going master clock edge.



FIGURE 3 - INTERCONNECTIONS




Figure 5 shows operation in the MAINTENANCE mode requiring a start signal to initialize any operation. The circuit has been reset at the start of the sequence, insuring phase one occurs first. With G/H in the GO mode a start input causes the MC10802 to begin continuous operation generating all four phases in this example. A


HALT condition on the G/H input causes the circuit to complete the present cycle, SC/SP in the SINGLE CYCLE position, and stop as signified by Cycle Complete. With G/H remaining in the HALT position a start signal causes the MC10802 to go through one complete cycle of four phases and then stop. Both the continuous run or single cycle step can be repeated in any sequence.

Figure 6 shows operation in the **Run** mode which starts operation on the first positive going clock edge after G/H is in the **Go** position. The Circuit will continue to cycle with three phases and a double duration on the third phase as programmed in this example. When G/H is moved to **Halt** the circuit will stop on phase, ϕ 2 in this illustration, because SC/SP is in the **Single Phase** position. A **Go** input would cause the MC10802 to being operation on the next positive going clock with phase two changing to phase three, etc.

With the circuit at **Halt** and in **Single Phase**, a start signal caused the part to advance one phase as shown in the Figure. When stepping phase-to-phase, it is possible to have either a wide phase pulse or a normal width pulse as controlled by TS7 and shown by the dotted line in Figure 6. Last phase out is present during the second half of a double width last phase and is present continually when halted on the last phase as discussed in the earlier Cascading Circuits section. Finally, in the **Single Phase** mode there is no Cycle Complete signal. The MC10802 operates as if it were continually running with **Halt** being an extended duration of the halted phase.

Examples given in Figures 5 and 6 are only two of the various operating modes. It is possible to have any combination of **Run/Maintenance**, **Single Cycle/Single Phase**, number of phases and phase durations to meet system requirements.

FIGURE 4 - START SYNCHRONIZER











FIGURE 6 - RUN MODE WAVEFORMS






PROPAGATION DELAYS (Nanoseconds at 25°C)

Path	Тур
Master Clock to Phase Outputs	7.5
Master Clock to Lpout	9.0
Master Clock to CCout	6.4
Reset to Phase Outputs	6.8
Reset to Loout	7.5
Maximum Master Clock Frequency	36 MHz


TYPICAL SETUP AND HOLD TIMES (Nanoseconds at 25°C)

	t _{setup}	^t hold
TS4 to Master Clock	8.0	-6.0
TS5 to Master Clock	8.0	-6.0
Go/Halt to Master Clock	-1.5	0.5
Start to Master Clock	-5.0	5.8
Lφ/Cin to Master Clock	3.0	10

SWITCHING WAVEFORMS



SWITCHING TIME TEST CIRCUIT





ELECTRICAL CHARACTERISTICS

RECOMMENDED OPERATING CONDITIONS — MC10802

Parameter	Symbol	Value	Unit
Supply Voltage (V _{CC} = 0 Volts)	VEE	4.68 to5.72	Vdc
Operating Temp. (Functional)	ТА	-30 to +85	၁၀
Max Output Drive		50Ω to −2.0 Vdc	4
Maximum Clock Input Rise and Fall Time (20% to 80%)	tr. tf	10	Su
Minimum Clock Pulse Width	PW	.s	Su

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 5000 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.


TEST VOLTAGE VALUES

						(00%)	Grd	1 24		1,24	1,24	1,24	1.24		1.24		1 24		1.24	
	VEE	-5.2	-5.2	-5.2			VEE	12		12	12	12	12		12		12		12	
	VILA max	-1.500	-1,475	-1.440		TED BELOW	VILA max	i				1							5	
Volts	VIHA min	-1.205	-1.105	-1.035		VOLTAGE APPLIED TO PINS LISTED BELOW:	VIHA min				i						5			
	VIL min	-1.890	-1.85	-1.825		GE APPLIED	V _I L min			1		5	7,13,14,15,	19,20	5,7,13,14,	15,19,20	7,13,14,15,	19,20	7,13,14,15,	19,20
	Temperature VIH max	890	810	700		VOLTA	VIH max			5	13	-	*5,8,9,10,	11,18	*8,9,10,	11,18	*8,9,10,	11,18	*8,9,10,	11,18
(a) lest	erature	-30°C	+25°C	-85°C			Unit	mAdc		μAdc	µAdc	μAdc	Vdc		Vdc		Vdc		Vdc	
Bj	Temp	ē	+5	*		၁၀	Max				,		700		-1.65 -1.825 -1.615 Vdc				-1,595 Vdc	
						+85°C	Σ						890		-1.825		910			
					TEST LIMITS		Max	141		320	310		810		-1.65				-1.63	
					LEST L	+25°C	Тур	1									1	-		
					ľ		Min	4			-	0.5	960		-1.85		980		-	
						သွ	Max			1	-	:	68'-		-1.675		1		-1.655	
						3₀0E-	Min	-		-	***		-1.060		-1.89 -1.675 -1.85		-1.08			
					ė	Under	Test	12		5	13	5	2		2		2		2	
							Symbol	I E E		Hui		[‡] inL	МОН		VOL		Vона		VOLA	
							Characteristic	Power Supply	Drain Current	Input Current			Logic "0"	Output Voltage	Logic "1"	Output Voltage	Logic ''0''	Threshold Voltage	Logic ''1''	Threshold Voltage


*Apply pulse JL to Reset Pin 17, then apply pulse JL to CLK Pin 6, then test.



MC10802



PACKAGE DEMINSIONS









MC10803

INTRODUCTION

The MC10803 Memory Interface Function is an LSI building block for interfacing a high speed processor system to main memory or peripheral equipment. The circuit contains the logic and storage registers for generating memory address and routing incoming or outgoing data. Each part is 4-bits wide and can be connected in parallel to meet wider system I/O word requirements. An internal ALU allows the MC10803 to also assume processor ALU responsibility for many controller applications. Maximum system flexibility is maintained with 5 separate data ports.

The Memory Interface Function as shown in the block diagram below contains six 4-bit registers, an ALU with encoded function/ operand select logic, and data transfer circuitry on a single MECL bipolar LSI circuit. Fifteen select (MS) lines control register selection, 13 basic ALU functions, and 17 data transfer operations.





©MOTOROLA INC. 1978


(Formerly ADI 435)

TABLE OF CONTENTS

		Page
1.	Introduction	1
11.	System Overview	3
111.	Table of Pin Designations	4
IV.	Architectural Description	5
٧.	Functional Description	8
VI.	Applications Information	. 11
VII.	Electrical Parameters A. D.C. Parameters B. A.C. Parameters C. Waveforms D. Test Configuration	. 13 . 14 . 14
VIII.	Package Information	. 16

IMPORTANT FEATURES

- 1. Internal ALU for address generation
 - a. 13 arithmetic, logic and shift functions
 - b. 7 separate ALU operands
- 2. Four word register file
 - a. Program counter
 - b. 3 general purpose registers for index registers, stack pointers, etc.
- 3. Memory data register
- 4. Memory address register
- 5. 17 data transfer and storage operations
- 6. 4 bits wide and fully expandable
- 7. 5 data ports for maximum versatility
- Internal Register File can be expanded by using External Register File connected to the I Bus and 0 Bus
- 9. Fully compatible with MECL 10000
 - a. Power supplies
 - b. Logic levels



ABSOLUTE MAXIMUM RATINGS (see Note 1)

RATING	3	SYMBOL	VALUE	UNIT
Supply Voltage (V _{CC} : 0)		V _{EE}	8 to 0 4 to 0	Vdc Vdc
Input Voltage (V _{CC} - 0)	Std Bus	V _{in} V _{in}	0 to V _{EE} Note 2	Vdc Vdc
Output Source Current	Cont Surge	10	< 50 <100	mAdc mAdc
Storage Temp.		T _{stq.}	55 to +150	°C
Junction Temp.		T,	165	°c

- NOTE: 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- NOTE: 2. Input voltage limit is VCC to -2 Volts when the bus is used as an input and the output drivers are disabled.




SYSTEM OVERVIEW

The Motorola M10800 family of LSI processor circuits combines the cost and size advantages of LSI with system design flexibility. Each family part is a major system building block which can be interconnected and programmed for a wide range of processor applications. Figure 1 illustrates a method of using the various circuits in a general purpose processor. The MC10800 4-Bit ALU Slice performs the various arithmetic, logic, and shift functions. This circuit features full BCD capability and a complete set of status outputs. The MC10801 Microprogram Control Function addresses and sequences through microprogram control memory. A set of 16 control instructions provides for direct jumps, conditional branches, and subroutines within microprogram. The MC10802 Timing Function generates clock phases and features single cycle or single phase clock increment for troubleshooting or diagnostics.

The MC10803 Memory Interface Function interfaces between the LSI processor circuits and other parts of a system. The circuit generates memory addresses and

FIGURE 1 - MICROPROGRAMMED PROCESSOR



provides for the bidirectional transfer of processor data. The MC10803 represents a step forward for bipolar LSI systems by putting arithmetic capability at I/O address output port. This allows the various modes of memory addressing (relative, indexed, extended, indirect, etc.) to be performed within the MC10803 memory interface block, Figure 1, and not tie up the main ALU. It is also possible to control the program counter or do stack pointer push or pop functions inside the MC10803 again giving the register file and ALU more time for complex computations.

Within the M10800 family the MC10803 adapts to a wide variety of system functions. The Figure 1 system layout uses the MC10803 parallel with the MC10800 for maximum computational power and throughput. Besides I/O interfacing, the MC10803 ALU can be connected in parallel with the MC10800 for double precision arithmetic.

In larger systems, MC10803 blocks would be operated in parallel for multiple I/O ports and to minimize overhead burden on the processor ALU. Many peripheral controller systems perform high speed data transfer operations and do not need the computational power of the MC10800. These systems can use the MC10803 for both ALU and interface logic to minimize part count.

In some applications, the MC10803 can be used as a microprogram controller with the internal ALU for relative addressing. The circuit then generates addresses for control memory instead of main memory and uses the internal register file for storing subroutines.

The Motorola M10800 circuits interface directly to all parts in the MECL 10,000 family. This provides a source for high speed memories and a complete mix of MSI and SSI circuits. Circuits are available for special hardware functions from high speed multiply to error detection and correction.

Versatility is a main point of the M10800 Family. The block diagram in Figure 1 is intended to illustrate the purpose of the various LSI functions and not restrict the designer to any particular system configuration or application.



PIN AS	SSIGNMENTS		
Pin Desi	ignation	Pin Number	Description
	B0	14	Data Bus-LSB I/O
1	B0		
	B1	13	Data Bus-NLSB I/O
i	B2	15	Data Bus-NMSB I/O
DI	В3	16	Data Bus-MSB I/O
Д	40	18	Address Bus-LSB Output
	\1	20	Address Bus-NLSB Output
	12	21	Address Bus-NMSB Output
I	43	19	Address Bus-MSB Output
d	В0	6	Output Bus-LSB I/O
· ·	B1	5	Output Bus-NLSB I/O
	B2	4	Output Bus-NMSB I/O
1		3	Output Bus-MSB I/O
φ	B3	S	•
1	В0	8	Input Bus-LSB I/O
B .	B1	9	Input Bus-NLSB I/O
1	B2	10	Input Bus-NMSB I/O
N Company of the Comp	B3	11	Input Bus-MSB I/O
	P0	38	Pointer Input-LSB
		37	Pointer Input-NLSB
	P1	33	Pointer Input-NMSB
	P2	33 34	Pointer Input-MSB
1	P3	34	
PG	G/ZD	23	Group Propagate/Zero Detect
GG	G/OF	2	Group Generate/Overflow
1	1/R ₋₁	35	Carry In/Shift LSB
	ut/R4	22	Carry Out/Shift MSB
	Clk	43	Clock
n.	MS0	39	Data Transfer Select Input
1	MS1	40	Data Transfer Select Input
		41	Data Transfer Select Input
	MS2	42	Data Transfer Select Input
1	MS3	42 26	Address Output Enable
\	MS4	20	
N	MS5	28	AR & RF Select Input
1	MS6	29	Function Select Input
1	MS7	31	Function Select Input
	MS8	32	Function Select Input
1	MS9	30	Function Select Input
	1S10	47	Function Select Input
i i	MS11	46	Function Select Input
	AC 1 2	44	Register File Address Select Input
	NS12	45	Register File Address Select Input
	/IS13		Inverter Select Input
\ \	/IS14	27	inverter derect reput
	VEE	1	-5.2 Volt Supply
,	VEE	24	-5.2 Volt Supply
	VTT	25	-2.0 Volt Supply
	VTT	48	-2.0 Volt Supply
	VCC	12	Ground
	VCC	36	Ground
		7	Ground
	/cco	17	Ground
\	/cco	• •	
l .	_		



ARCHITECTURAL DESCRIPTION

The MC10803 Memory Interface Function contains 6 registers as shown in Figure 2. Three registers are given function designations; memory data register-MDR, memory address register-MAR, and program counter-PC. The other registers can be used as stack pointer, index registers, or for other memory related functions. Register assignments are not fixed and the system designer should utilize the register file as best fits the system requirements. Five 4-bit data ports (I Bus-IB, ØBus-ØB, Data Bus-DB, Address Bus-AB, and Pointer Inputs-P) are available to enter and output information. An ALU performs arithmetic, logic, and shift functions on seven possible operands (MAR, PC, RF, MDR, I BUS, ØBUS, and P). The ALU utilizes only 4 package pins for overflow, zero detect, group generate, group propagate, carry in, carry out, sign bit, shift in, and shift out. The operation of these pins is controlled by the selected ALU function. The various MC10803 sections in Figure 2 are described below.

DATA INTERFACE

The data interface controls the transfer of information between various busses and registers within the MC10803.

When information is routed to a register, data is loaded on the positive going (VOL to VOH) clock edge. The 17 possible data transfers are listed below. Transfers numbered 12 and 13 use select line MS5 to select the Data Bus destination

- 1. FØB Register File to Ø Bus
- 2. RØB Data Register to Ø Bus
- 3. AIB ALU to I Bus
- 4. BIB Data Bus to I Bus
- 5. FDB Register File to Data Bus
- 6. $\emptyset DB \emptyset$ Bus to Data Bus
- 7. RDB Data Register to Data Bus
- 8. ADR ALU to Data Register
- 9. BDR Data Bus to Data Register
- 10. IDR I Bus to Data Register
- 11. ØDR Ø Bus to Data Register
- 12. BRF Data Bus to Register File (MS5=0)
- 13. BAR Data Bus to Address Register (MS5=1)
- 14. PIØ Pipeline the I Bus to Ø Bus via the Data Register
- 15. PBØ Pipeline from Data Bus to Ø Bus via the Data Register
- 16. PIB Pipeline the I Bus to the Data Bus via the Data Register
- 17. NOP No transfer occurs




Figure 2. Detailed MC10803 Functional Block Diagram

MR0 THROUGH MR3 - REGISTER FILE

Registers MR0 through MR3 make up a 4-word register file. Each register is 4 bits wide and expands to desired bit size with parallel MC10803 circuits. All registers are constructed from master-slave flip-flops and store information on the positive going clock edge. Register MR0 is given preferential treatment as a program counter. A separate ALU multiplexer input is used for memory addressing with the program counter. The register file can be loaded from the Data Bus or the ALU outputs. Information in the register file can be routed to the 0 Bus, Data Bus, ALU, or Address Register.

MDR - MEMORY DATA REGISTER

The Memory Data Register is the primary storage element for information going to or from the processor on the Data Bus. This register can be loaded from the Ø Bus, ALU, Data Bus, or I Bus. Destinations for information in the Data Register are Data Bus, Ø Bus, Address Register, or ALU. In addition to holding memory data, the MDR can be used as an accumulator when the MC10803 operates as the main ALU or in parallel with the MC10800 for double precision arithmetic.

MAR - MEMORY ADDRESS REGISTER

The Memory Address Register holds the outgoing memory address information. Depending on the type of memory address, this register can be loaded from the Data Bus, ALU outputs, Ø Bus, Data Register, Register File, or Program Counter. The memory address register holds information for the MC10803 address outputs and goes to the ALU for address modification.

ALU - ARITHMETIC LOGIC UNIT

The ALU features 7 basic functions: Add, Subtract, AND, OR, Exclusive OR, Shift Left, and Shift Right. These accomplish a variety of memory related tasks, including masking, bit manipulation, extended addressing, updating program counter, stack push or pop, and generating address offsets. Possible ALU operands are Ø Bus, Register File, I Bus, Data Register, Address Register, Program Counter, or the Pointer (P) inputs. Selection of the ALU function and source operands is controlled by the Microfunction Decode logic from select lines MS6 through MS11.

C_{in}/R_{-1}

During arithmetic functions this pin is the carry in to the least significant ALU bit. During shift right, R_{-1} shifts out the least significant bit. Shift left is an arithmetic operation that is accomplished by adding a word to itself.

Cout/R4

This pin is the carry out for ALU arithmetic functions. During shift operations it couples the most significant shift bit. The Cout/R4 pin contains the most significant bit for sign testing during ALU logic operations. The MSB is also brought out on arithmetic shift right because the sign bit is repeated.

PG/ZD

The PG/ZD pin serves as group propagate for fast ALU arithmetic operations and as zero detect for logic and some arithmetic functions. The selection between propagate and zero detect is controlled by the ALU function select line MS9.



GG/OF

The GG/OF pin contains group generate for all ALU arithmetic operations. In addition, the pin can be selected to display 2's complement overflow for selected arithmetic and shift left operations. A conflict between overflow and group generate is avoided by programming only the most significant slice for overflow. (See the applications section for additional information).

DATA BUS, ADDRESS BUS, AND INVERTER

The Data Bus and Address Bus are 4-bit ports. The Data Bus with bidirectional information transfer is ideal for interfacing to memory or peripheral data ports. Transfer of data on this port is controlled by the Data Interface Select lines. When not used as outputs, the data bus drivers are held at a negative logic "1", MECL VOL. The Data Bus port is then available as an input using the MECL emitter-tie feature.

The Address Bus is a 4-bit port designed to output information held in the memory address register. It is placed in the MC10803 for memory and peripheral addressing, but can also be used to output ALU calculations stored in the MAR. The Address Bus is driven from an output buffer controlled by MS4. This select line (when a logic "0") forces the address outputs to a negative logic "1", MECL VOL, and frees the port for other system functions.

An optional inverter controlled by MS14 is placed in series with the Data Bus and the Address Bus. In the invert mode (MS14="0"), incoming or outgoing memory data and outgoing address information is inverted. Otherwise, true data is transferred through the circuit. The invert feature allows a direct interface with any combination of positive or negative logic formats between the processor and I/O busses.

POINTER INPUTS

The P inputs are 4 input pins routed directly to the ALU. They provide a source for pointers, address

modifiers, or constants as needed for memory addressing. These inputs also allow for push/pop stack operations and incrementing the program counter in byte oriented memories. When used as a main ALU, the P inputs are available for other system functions such as a register file port.

I BUS AND Ø BUS

The I Bus and Ø Bus are bidirectional data ports designed to interface between the MC10803 Memory Interface Function and other parts of the processor (Register File, ALU, Microprogram Control, etc.). Transfer of information to and from the I Bus and Ø Bus is controlled by the Data Interface select lines MSO through MS3.

ALU SELECT AND DESTINATION DECODE

Select lines MS6 through MS11 are decoded to determine the ALU operands, the ALU function, while MS5 controls the destination for the ALU output. The ALU function select logic is designed to work in parallel with the Data Interface. This allows simultaneous data and address operations within the MC10803 for maximum system throughput Programming information on the ALU function and Destination Decoding select lines is given in the following Functional Description tables.

Clk - CLOCK

A single clock input is common to all registers in the MC10803. Each register is built from master-slave flipflops and loads information on the positive going (V_{OL} to V_{OH}) clock edge. Signals on the register inputs can change at any time with the clock input at either logic state and not change the register outputs. The only restriction to changing register inputs is during the setup and hold time near the positive going clock edge. Information is held constant in any register not selected to receive a data transfer.



FUNCTIONAL DESCRIPTION

Fifteen select lines, MS0 through MS14, control the flow of information inside the MC10803 Microprogram Control Function. The following information describes programming these inputs to perform the various circuit functions. All truth tables are expressed in negative logic with VOL being a logic 1 and VOH a logic 0.

DATA TRANSFER CONTROL — MS0,MS1,MS2,MS3,MS5,MS14

Table 1 lists the 17 MC10803 data transfer functions. In addition to selecting between the BRF and BAR transfers, MS5 is used to select the memory address register data source as described later. MS14 inverts information going to and from the Data Bus. Inverting the Data Bus also inverts information between the memory address register and Address Bus.

TABLE 1. DATA TRANSFER CONTROL

3	N	IS 1	0	N 5	IS 14	MNEMONIC		RATION DESTINATION		BUS TPU IB	NEXT STATE DR	
0	0	0	0	×	X	NOP	NO OP	ERATION	1	1	1	
0	0	0	1	×	X	AIB	ALU	1B	1	ALU	1	_
0	0	1	0	×	Х	ØDR	ØB	DR	1	1	1	ØB
0	0	1	1	×	×	ADR	ALU	DR	1	1	1	ALU
0	1	0	0	0	0	BRF*	DB	RF	1	1	1	-
				0	1		DB	RF	1	1	1	
				1	0	BAR*	DB	AR	1	1	1	
				1	1		DB	AR	1	1	1	
0	1	0	1	X	0	BIB	DB	IB	1	DΒ	1	
				×	1		DB	IB	1	DB	1	-
0	1	1	0	×	0	BDR	DB	DR	1	1	1	DΒ
				×	1		DB	DR	1	1	1	DB
0	1	1	1	×	×	IDR	IB	DR	1	1	1	IB
1	0	0	0	×	0	FDB	RF	DB	RF	1	1	-
				×	1		RF	DB	RF	1	1	
1	0	0	1	X	0	RDB	DR	DB	DR	1	1	-
				×	1		DR	DB	DR	1	1	
1	0	1	0	×	0	ØDВ	ØВ	DB	ØВ	1	1	
				×	1		ØB	DB	ØВ	1	1	-
1	0	1	1	×	0	PIB	IB	DR	DR	1	1	IB
							DR	DB				
				l x	1		IB	DR	DR	1	1	1B
							DR	DB				
1	1	0	0	×	Х	FØB	RF	ØВ	1	1	RF	
1	1	0	1	×	×	RØB	DR	ØВ	1	1	DR	
1	1	1	0	×	0	РВФ	DB	DR	1	1	DR	DB
						ļ	DR	ΦВ				
				×	1		DB	DR	1	1	DR	DB
							DR	ØВ				
1	1	1	1	×	×	PIØ	IB	DR	1	1	DR	IB
							DR	ØВ				

^{*}These instructions override the ALU destination (see Table 5)

^{- =} No Change in Register State



X = Don't care

ADDRESS OUTPUT ENABLE MS4

MS4 controls the Address Bus output drivers. The disable feature can be used for DMA operation, multiprocessors on a common memory, and other memory bus transfers. Table 2 shows the programming of MS4.

REGISTER FILE ADDRESS SELECT-MS12 AND MS13

MS12 and MS13 are used to select one of the four register file words for all register file (RF) load or read operations. The program counter (PC) operations are a special case that automatically pick MRO and do not require MS12 or MS13. This does not inhibit selecting MRO for any RF function. Table 3 gives the truth table for register file selection.

ALU CONTROL - MS6 THROUGH MS11

MS6 through MS11 control the ALU operand and function selection. MS6, MS7, and MS8 select the ALU function. MS9 selects the ALU function and controls the

ALU status outputs. MS10 and MS11 control the ALU operand selection. Table 4 shows programming for the various ALU functions and selection of the ALU operands.

TABLE 2 - ADDRESS BUS CONTROL

MS4	MS14	ADDRESS BUS
0	_	Logic 1
1	n	Logic 1 MAR
1	1	
1	1	MAR

TABLE 3 - REGISTER FILE SELECTION

MS13	MS12	REGISTER
0	0	MR0 (PC)
0	1	MR1
1	0	MR2
1	1	MR3

TABLE 4. ALU PROGRAMMING*

	MS 6 7 8	MS 6 7 8	MS 6 7 8	MS 6 7 8	MS 6 7 8	MS 6 7 8	MS 6 7 8	MS 6 7 8
	0 0 0	0 0 1	0 1 0	0 1 1	100	1 0 1	1 1 0	1 1 1
MS 9 10 11	9 9		ASL GG=V PG=ZD	POINTER GG-GPG-P	AND C _{out} ≂R3 P _G -Z _D	OR C _{out} =R3 P _G =Z _D	ASR C _{out} =R3 P _G =Z _D G _G =1	EOR C _{out} =R3 P _G =Z _D
0 0 1 0	ØB Minus IB-P ØB Minus DR-P RF Minus ØB-P RF Minus DR-P	ØB Plus DR-P RF Plus ØB-P	ØB DR RF AR	ØB Plus P DR Plus P RF Plus P PC Plus P	ØB ·(IB·P) ØB ·(DR·P) RF ·(ØB·P) RF ·(DR·P)	ØB + (IB·P) ØB + (DR·P) RF + (ØB·P) RF + (DR·P)	ØB DR RF AR	ØB + (IB-P) ØB + (DR-P) RF + (ØB-P) RF + (DR-P)
					C _{out} -R3 P _G -Z _D	EORP C _{out} =R3 P _G =Z _D	LSR G _G =1 P _G =Z _D	MODIFY GG=GGPG=PG
1 0 1	ØB Minus IB-P ØB Minus DR-P RF Minus ØB-P RF Minus DR-P	ØB Plus DR-P RF Plus ØB-P	ØB DR RF AR	PC Plus 1B-P PC Plus DR-P PC Plus ØB-P PC Plus RF-P	ØB - P DR - P RF - P AR - P	ØB ± P DR ± P RF ± P AR ± P	ØB DR RF AR	AR Plus P AR Plus DR-P AR Plus ØB-P AR Plus RF-P

*NOTE: 1. "A MUX" Operand is Left Entry, and

"B MUX" Operand is Right Entry.
2. Single Operand Instructions use "A MUX".

3. R3 - Sign Detect (MSB of ALU Output)



ALU DESTINATION CONTROL - MS5

The ALU output can be routed to several points in the MC10803. ALU to I Bus and ALU to Data Register transfers are controlled by the Data Interface, Table 1. Other MC10803 operations load the ALU output into the Memory Address Register (AR), Register File (RF),

or Program Counter (PC). These transfers are determined by the selected Data Interface transfer, MS5, and the selected ALU function. Table 5 shows programming combinations for routing information to the AR, RF, and PC. Commands that transfer the selected ALU A MUX operand to the address register are designated by the letter A under the AR column.

TABLE 5 - DESTINATION PROGRAMMING

ALU			M	18			DATA INTERFACE OPERATION	MS	MS DESTINATION		
OPERATION	6	7	8	9	10	11	(SEE TABLE 1)	5	<u>AR</u>	<u>RF</u>	<u>PC</u>
(POINTER) ØB Plus P	0	1	1	0	0	0	BRF BAR	0	A DB	DB ALU	
DR Plus P	0	1	1	0	0	1	ADR or AIB	0	A ALU		
RF Plus P	0	1	1	0	1	0	All Others	0	A ALU	ALU ALU	
(POINTER)				0			BRF BAR	0	PC DB	DB 	ALU* ALU
PC Plus P	0	1	1	0	1	1	All Others	0 1	PC ALU	-	ALU ALU
(RELATIVE) PC Plus IB·P	0	1	1	1	0	0	BRF BAR	0	DB	DB -	ALU*
PC Plus DR P PC Plus ØB P PC Plus BF P	0	1 1 1	1 1 1	1 1 1	0 1 1	1 0	ADR or AIB	0	- ALU		ALU -
r C rius III i				, 			All Others	0 1	 ALU		ALU
SUB ADD	0	0 0 1	0 1 0	-	-	-	BRF BAR	0 1	– DB	DB	-
All ASL/LSL Others AND OR/EORP	0 1 1	0 0	0	-	_		ADR or AIB	0	ALU	_	_
ASR/LSR EOR/MOD	1	1	0	_		_	All Others	0 1	ALU	ALU 	

^{*}If the PC is selected (MS12 = 0, MS13 = 0) during the indicated operation, then DB + ALU -- PC = No change in register state.

NOTE: If MS14 = 0, replace DB with DB in Table 5.



APPLICATIONS INFORMATION

Figure 3 shows four MC10803's interconnected in a typical 16-bit configuration. A single MC10179 lookahead carry block gives second level lookahead for maximum performance. Buffers are required between carry out of the lookahead and carry out of the MC10803 so that the higher speed lookahead dominates. The buffer still permits C_{in} to C_{out} transfers required for shift right. Smaller 8 or 12-bit systems use ripple carry and do not require the MC10179 or buffers. Systems larger than 16 bits can use additional MC10179 circuits to maintain maximum performance.

The following section defines the various ALU functions and describes ways to use the part for memory addressing. Refer to Table 4 for programming and choice of operands.

ADD-(OP A) Plus (OP B) · P Plus Cin = Result

SUB-(OP A) Plus (OP B) · P Plus Cin = Result

Add and subtract perform the logic AND using the B operand and P inputs. This is used for bit masking prior to the arithmetic operation. Lookahead carry is possible when MS9 is equal to logic 1 on the less significant MC10803's, see Figure 3. The most significant slice can have MS9 equal to logic 0 to provide 2's complement overflow without interfering with the MC10179.

ASL, LSL - SHIFT LEFT ONE BIT


The selected operand is shifted left by adding the input to itself. For an arithmetic shift left, MS9 equal logic 0,

overflow is generated from a change in the sign bit. As with add and subtract lookahead carry minimizes propagation delay.

ASR,LSR - SHIFT RIGHT ONE BIT

Shift right uses the carry pins for shift coupling. MS9 is held at logic 0 for arithmetic shifting. This holds the sign bit constant and displays the sign on C_{out} of the most significant slice. Group propagate is always zero detect and group generate is held at logic 1 to disable the MC10179 in Figure 3.

FIGURE 3. 16-BIT LOOKAHEAD CARRY INTERCONNECTIONS



MODIFY PROGRAM COUNTER-PC Plus (OP B) · P Plus Cin = Result

MODIFY POINTER-(OP A) Plus P Plus Cin = Result

MODIFY ADDRESS REGISTER-AR Plus (OP B) · P Plus C_{in} = Result

The three preceding functions are normally used with unsigned or positive numbers, and overflow is not generated. Modify Program Counter provides a means for doing a program jump from a variety of sources. The Modify Address Register gives the same jump in program capability without changing the program counter. The Modify functions are especially helpful for stack operations. The stack can directly address memory while it is simultaneously updated in the ALU. Alternately stack information can be updated, routed to the memory address register, and stored in the register file during the same clock cycle. The modify pointer format will take the P inputs and increment or decrement the program counter without disturbing other registers in the MC10803.

AND-(OP A) AND (OP B) AND P = Result

OR-(OP A) OR (OP B) AND P = Result

EOR-(OP A) EXCLUSIVE OR (OP B) AND P = Result

BIT MASK-(OP A) AND P = Result

BIT TOGGLE-(OP A) EXCLUSIVE OR P = Result

Group propagate performs zero detect and Cout shows the MSB for all logic functions. AND, OR, and EXOR are general purpose logic functions, allowing the MC-10803 to perform compare and bit manipulation for controller applications. The Bit Mask, in addition to forcing zero bits, can be used to obtain the zero detect and sign bit status after an arithmetic function. This is accomplished when all P Inputs are a logic "1". The Bit Toggle can be used with error detection and correction circuits to correct incoming data from memory or pheripherals. Other applications include encoding or decoding for secure communications or special data formats.

STATUS AND SHIFT I/O LOGIC FUNCTION

Table 6 defines the logic equations for the status and shift conditions for each of the 16 ALU functions. The A and B inputs are selected as shown in Table 4. Table 7 defines the symbols used in the various tables.

TABLE 6 ALU OUTPUT, STATUS & SHIFT I/O

				ALU	ALU OUTPUT		STAT	US OR SHIFT I/O		
6	7	8	9	FUNCTION	R ₃ R ₂ R ₁ R ₀	GG/OF	PG/ZD	C _{out} /R ₄	C _{in} /R-1	
0	0	0	0	(SUBTRACT	A plus B plus C _{in}	OF	ZD	C _{out} (Output)	C _{in} (Input)	
"	U	0	1	(SEE NOTE 1)	A pius B pius C _{in}	GG	PG	Cout (Output)		
0	0	1	0	ADD	A plus B plus C _{in}	OF	ZD	Cout (Output)	C _{in} (Input)	
"	U	1	1	ADD	A mas a mas cim	GG	PG	Cout (Output)	Cin (inpat)	
0	1	0	0	ASL	A plus A plus C _{in}	A3 1 A2	ZD	Cout (Output)	C _{in} (Input)	
"		0	1	LSL	A piùs A piùs C _{IN}	GG	PG	Cout (Output)	Cin (Input)	
0	1	1	0	POINTER	A plus P plus C _{in}	GG	PG	Cout (Output)	C _{in} (Input)	
"	,		1	RELATIVE	A plus B plus C _{in}	GG	PG	Cout (Output)		
1	0	0	0	AND	A · B	A3 · B3	ZD	R ₃ (Output)	C _{in} (Input)	
'	U		1	AND	A · P	Α3	ZD	113 (044)4(7	Om (mpac)	
1	0	1	0	OR	A + B	0	ZD	R ₃ (Output)	C (1	
'	U		1	EORP	A P	GG	ZD	113 (00(00))	C _{in} (Input)	
1		0	0	ASR	A ₃ A ₃ A ₂ A ₁	1	ZD	R ₃ (Output)	A = (Output)	
1	1	U	1	LSR	R4 A3 A2 A1	1	ZD	R ₄ (Input)	A ₀ (Output)	
1	1		0	EOR	A ⊕ B	GG	ZD	R ₃ (Output)	C _{in} (Input)	
L'			1	MODIFY	AR plus B plus C _{in}	GG	PG	C _{out} (Output)	C _{in} (input)	

NOTE 1: \vec{B}_1 is inserted for \vec{B}_1 in the equations below when the SUBTRACT mode is selected.

DEFINITIONS:

 $\begin{array}{l} \text{GG} = (A_3 \cdot B_3) + (A_2 + B_2) + (A_1 \cdot B_1) + (A_0 + B_0) \\ \text{GG} = (A_3 \cdot B_3) + (A_2 + B_3) + (A_2 \cdot B_2) + (A_3 + B_3) + (A_2 + B_2) + (A_1 \cdot B_1) + (A_3 + B_3) + (A_2 + B_2) + (A_1 + B_1) + (A_0 \cdot B_0) \\ \text{C}_3 = (A_2 \cdot B_2) + (A_2 + B_2) + (A_1 \cdot B_1) + (A_2 + B_2) + (A_1 + B_1) + (A_0 \cdot B_0) + (A_2 + B_2) + (A_1 + B_1) + (A_0 + B_0) + C_{in} \\ \text{ZD} = \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0} \end{array}$

 $C_{out} = GG + PG + C_{in}$ $OF = C_3 + C_{out}$ Where R; = ALU Output, Bit i; i - (LSB)0,1,2,3(MSB) A Operand, Bit_i i = (LSB)0,1,2,3(MSB)B; B Operand, Bit i: i - (LSB)0,1,2,3(MSB) $= C_3 \cdot (\overline{A}_3 \cdot \overline{B}_3) + \overline{C}_3 \cdot (A_3 \cdot B_3)$

Pointer Inputs



PROPAGATION DELAYS (NANOSECONDS)

		-30	o°c	+25°C		+85°C	
Path	Via	Тур	Max	Тур	Max	Тур	Max
Cin to IB		15	21	16	22	18	24
Cin to 0F, ZD		11	18	12	19	16	25
Cin to Cout		3	8	3	8	3	9
Cout to IB		12	18	13	19	19	23
MS0, 1, 2, 3 to DB, ØB, IB		14	20	15	21	17	23
MS4, MS14 to A		6	12	7	13	9	16
MS6, 7, 8, 9, 10, 11 to PG, GG		21	28	22	29	26	37
MS6, 7, 8, 9, 10, 11 to R ₋₁		20	27	22	28	25	33
MS12, MS13 to DB, ØB		19	24	20	25	22	30
MS12, MS13 to IB	ALU	31	40	34	43	39	48
MS14 to IB		13	19	14	20	17	25
DB to IB		9	15	10	16	11	17
ØB to IB	ALU	24	31	25	32	29	38
ØB to DB		10	14	10	14	11	15
ØB, IB to 0F, ZD		19	26	20	27	22	29
ØB, IB to PG, GG		20	27	21	28	25	34
ØB, IB to R ₋₁		16	22	17	23	20	26
ØB, IB to Cout		15	21	16	22	19	25
Clk to A		10	15	10	15	11	18
Clk to DB, ØB	DR	13	18	14	19	15	20
Clk to PG, GG	RF	25	32	26	33	30	40
Clk to IB	ALU	30	37	32	39	35	42
P to PG, GG		10	16	11	17	12	18
P to OF, ZD		11	17	12	18	13	19
P to Cout		10	16	11	17	11	18
P to IB	ALU	17	23	17	23	19	26


TABLE 7 DEFINITIONS OF SYMBOLS USED IN THE VARIOUS TABLES


SYMBOL	MEANING
AR	Data Output of the MAR Register
DR	Data Output of the MDR Register
RF	Data Output of One of the Register File Regis- ters as Selected by MS12 and MS13
PC	Data Output of the MRO Register Located in
	the Register File, PC Data Output is not Depen-
	dent on the MS12 or MS13 Select Lines
ALU or R	Data Output of the ALU
A	A Mux Output is the A Operand to the ALU
В	B Mux Output is the B Operand to the ALU
	(See Table 4 for the Selection of the A & B
	Operands)
P	Pointer Inputs to ALU
AB	Address Bus
ОВ	Bidirectional Ø Bus Port
IB	Bidirectional I Bus Port
DB	Bidirectional Data Bus
Plus Minus	2's Complement Addition
iviinus	2's Complement Subtraction
+	Logical AND
1	Logical OR Logical Exclusive OR
L	Logical Exclusive Off

SETUP AND HOLD TIMES (NANOSECONDS OVER TEMPERATURE RANGE)

Input	Path	Setup (Min)	Hold (Min)
IB, ØB, DB to Clock	Direct	9.0	4.0
IB, ØB to Clock	via ALU	38	-7.0
C _{in} to Clock	via ALU	26	0
P to Clock	via ALU	30	-2.0
MS0, 1, 2, 3 to Clock	Direct	16	3.0
MS5 to Clock	Direct	11	4.0
MS6, 7, 8 to Clock	via ALU	20	0
MS9, 10 to Clock	via ALU	38	-6.0
MS12, 13 to Clock	Direct	11	+ 2.0









RECOMMENDED OPERATING CONDITIONS - MC10800

Each MECL 10,000 series circuit has been designed to meet the dispecifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than

ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage (V _{CC} = 0 Volts)	V _{TT} VEE	-1.9 to2.2 4.68 to -5.72	Vdc
Operating Temp. (Functional)	ΤA	30 to +85	၁၀
Output Drive		5012 to -2.0 Vdc	
Maximum Clock Input Rise and Fall Time (20% to 80%)	tr, tf	10	Su
Minimum Clock Pulse Width	PW	വ	Su


terminated through a 50-ohm resistor to 2.0 vclts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.


500 linear fpm is maintained. Outputs are


							(Vo.)	Gnd	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36	7, 12, 17, 36
		VTT	-2	-3	-2			VTT	25, 48	25, 48	25, 48	25, 48	25, 48	25, 48	25, 48	25, 48	25, 48	25, 48	25, 48	25. 48	25, 48	25, 48
		VEE	-5.2	- 5.2	-52			VEE	1, 24	1, 24	1,24	1, 24	1, 24	1, 24	1,24	1, 24	1, 24	1, 24	1,24	1, 24	1, 24	1, 24
TEST VOLTAGE VALUES	Voits	VILAmax	-1.500	-1.475	-1.440		VOLTAGE APPLIED TO PINS LISTED BELOW	VILAmax												30	7.	
TEST VOL		VIHAmin	205	- 105	035		PLIED TO PINS	VIHAmin		1	-					1			4.			30
		VILmin	-1890	1.85	-1.825		VOLTAGE AP	VILmin				:		26	27, 39, 41	30, 31, 39	16, 27, 34, 41	31,39	27, 39, 41	31, 39	27, 39, 41	31, 39
		VIHmax	068.	- 810	002			VIHmax			e	26	43		14, 40, 42		40.42	.30	40,42		40, 42	
	S Test	emperature	-30°C	+25°C	೨೦98+			Unit	m Add	mAde	Ardc	JA CSLC	Actc	"Acic	Vrfc	S. P.	Vetc	26.2	Vuc	Vde	Vrk	N/GE
	29	i en		+	Ť		2₀58+	Mak							. 700	- 700	-1615	-1615			-1,595	1,535
							**	Min		:			1		- 890	-890	-1.875	-1.825	- 910	- 910		
						TEST LIMITS		Max			99	3.70	545		810	810	.1.65	-1.65			-1.63	-1.63
						TEST	+25°C	Тур	209	256		i		1		1						
								Min		,				0.5	096	096'-	-1.90	1.85	086	980		-
							-30°C	Max							- 89	68.	-1.675	-1.675			-1.655	-1.655
							. 3i	Min							- 1.060	-1.060	-1.94	-1.89	-108	- 1.08		
							Pin	Test	1, 24	25, 48	33	56	43	56	00	23	ec.	23	oc.	23	00	23
								Symbol	in in	11	I .			Jul.	HO.>		70/		VOHA		VOLA	
								Characteristic	Power Supply Drain	Current	Labut Corrent				Lng.c 7.97	Output Voitage		Output Voltage	Log. 70.	Transportd Vortage	Logic	Threshold Voltage















	MILLIN	IETERS	INC	HES	
MID	MIN	MAX	MIN	MAX	
Α	31.24	32.26	1.230	1.270	
В	12.70	13.72	0.500	0.540	
С	4.57	5.59	0.180	0.220	
D	0.38	0.53	0.015	0.02 i	
F	1.14	1.40	0.045	0.055	
G	1.27	BSC	0.050 BSC		
Н	1.02	1.52	0.040	0.060	
J	0.20	0.30	0.008	0.012	
K	2.54	3.30	0.100	0.130	
L	15.24	BSC	0.600	BSC	
M		70		70	
N	0.51	1.52	0.020	0.060	
Р	20.32	BSC	0.800	BSC	



A socket for the QUIL package is available from ELECTRONIC MOLDING CORPORATION. (Part number 7178-295-5)

QUIL is a trademark of Motorola Inc.





MC 10804 MC 10805

Advance Information

INTRODUCTION


The MC10804 and MC10805 are inverting bidirectional transceivers that interface MECL logic levels with TTL logic levels. Data can be transferred directly in either direction (MECL -> TTL or TTL -> MECL), and an optional gated latch is also provided. Logic levels are inverted during transfers. The MC10804 is a 4-bit version in the 16-pin package, and the MC10805 is a 5-bit version in the 20-pin package.


The MC10804 and MC10805 are members of the high performance M10800 MECL/LSI processor family. They make it possible to easily interface to MOS memories, TTL compatible peripherals, or existing TTL subsystems.

- Bidirectional Translation
- Power Supplies: +5.0 Volts and 5.2 Volts
- TTL Three-State Outputs Sink 50 mA Source 5 mA
- Standard MECL 50 Ohm Drive Outputs
- Latch Can Be Bypassed for High Speed
- High Capacitive MOS Drive Capability on MC10805

BLOCK DIAGRAM ECL In/Out In/Out Mux Mux 0 Latch TTL ECL Bypass D CIk Bypass Mux Select ECL TTI ECL Disable TTL Disable Typical Each Bit Decode MC10804 4 Bits MC10805 5 Bits ECL/TTL Output Clock Latch Select Disable Bypass

MECL - LSI ECL/TTL INVERTING **BIDIRECTIONAL** TRANSCEIVERS WITH LATCH





This is advance information on a new introduction and specifications are subject to change without notice.

ADI-500

FUNCTIONAL DESCRIPTION

The MC10804 consists of a function decode section, a clock buffer, and four identical bit channels which perform the ECL-TTL translation. Each bit consists of a bidirectional ECL port, a bidirectional TTL port, and a latch. The MC10805 contains the same circuit blocks, but has five instead of four bits translation.

Three logic pins control the function selection. These pins, along with the clock, all operate at standard MECL levels. The block diagram and truth table define the functions. The individual pin descriptions are as follows:

Output Disable

The Output Disable, when at V_{IL} , disables both the ECL and TTL output buffers. That is, both are forced to high-impedance states. When the Output Disable is at V_{IH} the ECL/TTL translation takes place normally, and the appropriate output ports enabled by the ECL/TTL select are active. Regardless of the state of the Output Disable pin, clocked data can be loaded into the latch from the selected input port.

ECL/TTL Select

The ECL/TTL Select pin controls the direction of data

transfers. When at V_{IL} , the TTL-to-ECL direction is selected. In this case, the TTL output drivers are disabled, data is input to the latch from the TTL port, and data is output onto the ECL port. When the select pin is at V_{IH} , the ECL-to-TTL direction is selected and the function is the reverse of that just described.


Latch Bypass

The Latch Bypass select line bypasses the latch circuitry for the fast data transfer. When the select line is at V_{IL}, the data is directed to both the latch input and the output buffer simultaneously. This feature enhances the speed of translation because the delay through the latch is bypassed. When the Latch Bypass pin is at V_{IH}, the data must first go into the latch then be sent to the output ports.

Clock

The Clock input is common to all latches and controls the storage of data. When the Clock is at $V_{\parallel}L$ the latch is open and data ripples through from the D input to the Q output. Data is stored or latched on the $V_{\parallel}L$ -to- $V_{\parallel}H$ transition of the Clock input.

NEGATIVE LOGIC DIAGRAM



TRUTH TABLE

(ECL	SELECT II LEVELS, H =		.7V)	FUNCTION					
Output Disable	TTL/ECL Select	Latch Bypass	Clock (2)	Latch (1)	TTL I/O (H = 2.4V, L = .5V)	ECL I/O (H =9V, L = -1.7V)			
Н	Н	Н	Н	* Q H * Q L	Output = Q = L = H	Off Off			
Н	н	н	L	Q - ECL Input - H L	Output = Q ≔ L ∴ H	Input - H - L			
Н	H	L	Н	,	Output ÷ ĒČĹ ∻ L ⇒ H	Input H L			
Н	Н	L	t_	Q = ECL Input = H L	Output = ECL = L = H	Input = H - L			
Н	L	Н	Н	* Q " H * O = L	Off Off	Output = 0 = L = H			
Н	L	Н	L	Q TTL Input H L	Input : H ⇔ L	Output ≈ Q ≈ L ≈ H			
н	l.	L	Н	*	Input H L	Output = TTL = L			
Н	L	L.	L	Q = TTL Input = H L	Input ⊕ H ⊕ L	Output * TTL = L = H			
L	Н	Н	Н	*	Off	Off			
L	Н	Н	L	Q = ECL Input = H = L	Off Off	Input = H			
t.	Н	L	н	*	Off	Off			
L	Н	L	L	Q = ECL Input = H = L	Off Off	Input = H = L			
L	L	Н	н	*	Off	Off			
l.	L	Н	L	Q = TTL Input = H	Input = H = L	Off			
L	L.	L	Н	*	Off	Off			
L.	l	L	L	Q = TTL Input = H = L	Input : H	Off			

NOTES: (1) * Denotes "NO CHANGE" (2) Latch transfers data when clock is "L" and stores data when clock is "H".

MC10804 SETUP AND HOLD TIMES (NANOSECONDS AT 25°C)

	Set	tup	Ho	old
	Min	Тур	Min	Тур
1. ECL1-4 to clock	-	2.0		4.0
2. TTL1-4 to clock		3.0		3.0
3. ECL/TTL Select to clock	-	4.5		1.5

MC10804 PROPAGATION DELAY TIMES (NANOSECONDS AT 25°C)

	Mode	Load	Typical	Max
 ECL1-4 → TTL1-4 	Latch Bypassed	TTL	5.0	-
 TTL1-4 → ECL1-4 	Latch Bypassed		5.5	-
 ECL1-4 → TTL1-4 	Via Latch	TTL	7.5	
 TTL1-4 → ECL1-4 	Via Latch		8.0	
5. Latch Bypass → TTL1-4		TTL	7.5	
6. Latch Bypass → ECL1-4			7.0	
7. Output → TTL1-4		TTL	8.0	
8. Output Disable → ECL 1-4			7.5	
9. ECL/TTL → TTL1-4 Select		TTL	7.5	
10. ECL/TTL ECL1-4 Select			7.0	***
11. Clock → TTL1-4 12. Clock → ECL1-4		TTL	8.0 7.5	



MC10805 SETUP AND HOLD TIMES (NANOSECONDS AT 25°C)

	Se	tup	Hold		
	Min	Тур	Min	Тур	
1. ECL1-5		2.0		4.0	
2. TTL.1-5		3.0		3.0	
3. ECL/TTL Select		4.5	-	1.5	

MC10805 PROPAGATION DELAYS (NANOSECONDS AT 25°C)

	Mode	Load	Typical	Max
1. ECL1-5 → TTL1-5	Latch Bypassed	TTL	5.0	
2. ECL1-5 → TTL1-5	Latch Bypassed	MOS*	14.0	
 3. TTL1-5 → ECL1-5 	Latch Bypassed		5.5	
4. ECL1-5 → TTL1-5	Via Latch	TTL	7.5	
5. ECL1-5 → TTL1-5	Via Latch	MOS*	16.5	
6. TTL1-5 → ECL1-5	Via Latch		8.0	
7. Latch → TTL1-5 Bypass		MOS.	7.5 16.5	
8. Latch Bypass → ECL1-5			7.0	
9. Output TTL1-5 Disable		TTL MOS'	8.0 17.0	
10. Output Disable			7.5	
11. ECL/TTL → TTL1-5 Select		TTL MOS*	7.5 16.5	
12. ECL/TTL → ECL1-5 Select			7.0	
13. Clock → TTL1-5		TTL MOS'	8.0 17.0	
14. Clock * ECL1-5			7.5	

^{*}Load - 150 pF, 413 Ω , 50% to 90%. For other load conditions, see Figure 6.



ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear thom is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for

UNIT S S S

-4 5 to -5 5 -4 68 to -5 72 VALUE

VCC VEE

											r		P	9					_								⊥.	-		1_				<u>ن</u> .	\exists
ž	ċ	ě			_	_	T	I_	I_	<u></u>	-	Т	Gnd	1.16		_		_							_						_		-	1, 15,	
wnf	ut co	E Sa⊤					VEE	-	-5 20	-5.20	4	L	VEE	00 -	_			_	_	_	_		_						_						-
e sho	of inp	Ę					222	.5 00	.5 00	.5 00	×		v _{cc}	6			_				-						_				_			-	-
res ar	e set	sted					V1LT	-08	.08	.08	DBELC		VILT								å	2	9.	2 4	2							I	15		
roced	for or	uts te			JES		VIHT	.20	-2.0	.20	SLISTE		> H			Ī					Ī	ñ	2	Ī	T	Ī	Ī		Ī	Ī	-	5			
-2.0 volts. Test procedures are shown for	only one input, or for one set of input con-	ditions. Other inputs tested in the same manner			TEST VOLTAGE VALUES	Volts	VILAmax		-1475	1 440	VOLTAGE APPLIED TO PINS LISTED BELOW		VILAmax				Ī						9	1		l	t		2			t			
-2.0 vo	only one	ditions.			TEST VO		VIHAmın	-1 205	-1 105	-1 035	OLTAGE APP		VIHAmın											9					-	2	2	-			7
							VILmin	.1890	1.850	1825	×		VILmin		23456					9	01 9	6 10	9	10	7	2.6	9	9	6, 11	6,11	6, 11	6.7	6.7	2, 6	-
							VIHmax	0680	0.810	0 70C			VIHmax		7 10		15	· c	· C4		7.11	7.11	7 11	7 1100		7, 10, 11	2, 7, 10, 11	2, 7, 10, 11	7, 10	7, 10	7, 10	2	2	7, 10, 11	
						© Test	ofure	30°C	.25°C	ე_98-			n i	mAde	mArtic	mActo	Acde	A.dc	"Adc	"Ark	Vdc	> O	Vdc	Vdc	Vdc	Vefe	Vetc	Vedc	Vite	Vote	> A	uAct:	u.A.d.c	mAdt	
						(3)	Temmerature		•			2°58	Max								- 700	-1615		.1595	-1980		. 500	009 -		. 500	009 -	100	-100		
											TS	86	Ν				Ī				- 890	1 825		Ī		·2 5c0		_	.2 500			-			1
		,						_			ST LIM		×eΜ				45	350	485		810	-1650	Ī	1 630	1 980		. 500	009 -		. 500	009 -	-100	-100	170	
											MC10804 TEST LIMITS	+25°C	Typ	06	55	35						Ī									_				1
Vete	್ಯಿ				30			S.			MC1		ε			t				90	096 -	-1850	980			.2500			-2 500			-	+		1
1			Α'n	+				1				c	Max								890	-1.675		-1655	-1 980	Ė	. 500	009		• 500	009	-100	-100		1
4 08 10 -5 72	30 to +85	50cc to -2.0 Vac	06 V @ 50 mA		10		ی					-30°C	Min			-	h				-1 060	-1 890	-1 080			- 2 500		_	+2 500		_		1		1
80 %	-30 t	5000 10	VCC 06		-		3				P.II	Under	Test	00	6	6	15	9	~	9		2 -		2	2	15	15		15	15	15	15	15	35	
, EE	ΑT				1, 12		Md		SJIT			Symbol		33 ₁	HOO.	ICCL	Hu-			int	нΟΛ	ΛΟΓ	VОНА	VOLA	VOLZ	VOHT	VOLT1	Volt2	VOHAT	VOLATI	VOLAT2	ZHO,	ZTOI	lsc.	-
,	(Functional)	Max Output Drive ECL	111	Maximum Clock Input	Rise and Fall Time	(20% to 80%)	Minimum Clock	Pulse Width	ELECTRICAL CHABACTERISTICS			Characteristic		Negative Power Supply Drain Current	Positive Power Supply	Drain Current	Input Current				ECL High Output Voltage	ECL Low Output Voltage	ECL High Threshold Voitage	ECL Low Threshold Voltage	ECL Cutoff Voltage	TTL High Output Voitage	TTL Low Output Voltage		TTL High Threshold Voltage***	TTL Low Threshold Voltage		TTL Cutoff Leakage Current		TTL Short-Circuit Current	***

Output

-24 mA

25 mA 50 mA -24 mA 25 mA 50 mA



MC10804 RECOMMENDED OPERATING CONDITIONS

PARAMETER

^{**.} Sand sourced at outbut pins 12, 13, 14, 15

**. Requires the tollowing press V H₂ and pin 3, V_L ut pins 6, 10, V_LHT at timi 15, then clock once i\mathbb{U}.

***TL threshold inputs are the same as V_LH and V_LLT and V_LLT.

ELECTRICAL CHARACTERISTICS

designed to meet the dispecifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to 2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same Each MECL 10,000 series circuit has been

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	^cc	*45 to *5.5	Vdc
	VEE	-4 68 to -5.72	Vdc
Operating Tempi (Functional)	۲.	-30 to +85	၁၀
Max Output Drive ECL		500 to -2 0 Vdc	-
		•	
11L		VCC = 0.6 V @ 50 mA	
Maximum Clock Input			
Rise and Fall Time	te, te	01	Su
(20% to 80%)			
Minimum Clock	****	ı	
Poster Wicks	2	n	Su

				_
	VILmin	-1.890	-1.850	
	VIHmax	-0 890	-0.810	
@ Tect	Temperature	30 ₀ C	-250℃	-0

TEST VOLTAGE VALUES

Output Condition

Dules Michel	-		n	_	US				Temperature	_	VIHmax VIHmax	, Lmin	VIHAmin	, ILAmax	- H	. 11.	2	2	
		0.000		-		1			30	30°C	-0 890	-1.890	-1.205	-1.500	+2.0	+0.8	+5.00	-5.20	
*MUS, drive is specified by speed as CL curves (MC10805 only)	CL curves (MC	10805 only	-						-25°€	L_	-0.810	-1.850	-1,105	-1,475	.2.0	+0.8	+5.00	-5.20	
ELECTRICAL CHARACTERISTICS	STICS								.85	_0,98	-0 700	-1.825	-1.035	-1 440	+2.0	+0.8	+5.00	-5.20	
		0.0			MC1	MC10805 TEST LIMITS	TIMIT	s				>	OLTAGE AF	VOLTAGE APPLIED TO PINS LISTED BELOW	NS LIST	ED BELC	W		
Characteristic	Symbol	Onder	-30°C	ာ့		+25°C		+85°C		-		;			2	,	,		č
		Test	Min	Max	Min	Typ	Max	Z.	Max	> 	'IHmax	VILmin	VIHAmin	VILAmax	LHI.	VILT	22,	, EE	5
Negative Power Supply Drain Current	99,	10				105			E	mAdc							11,17	₽—	1,14
Positive Power Supply	ГССН	11,17				70			t	mAdt.	9.12	2,3,4,5,6,8					_		_
Drain Current	1001	11.17				45				mAdc		6				1		_	
	Ho)	19					45		1	nAdc .	19			,					
n. amada — Y		00					350			uAcc.	00						_		
		2					485		4	uAdc.	2						_		
	link.	80			0.5				4	uArtc		8							
ECL High Output Voltage	νОн	2	-1.060	068 -	096 -		- 810	- 890	- 700	Vdc	7.9	8,12				19			
ECL Low Output Voltage	NOL	2	-1890	-1675	-1.850		.1 650	-1 650 -1.825 -1.615		Vdc	7.9	8,12			19				
ECL High Threshold Voltage***	VOHA	2	-1.080		- 980			- 910		Vdc	6.7	8		12		19			_
ECL Low Threshold Voltage	VOLA	2		-1655			-1 630	,	-1.595	Vdc	7.9.	12	80			19			_
ECL Cutoff Voltage	VOLZ	2		-1 980			-1 980		-1.980	Vdc		6					_		_
TTL High Output Voitage	VOHT	19	+2 500		-2500		ŕ	+2.500		Vdc	7,9,12	2,8							
TTL Low Output Voltage	VOLTI	19		- 500			. 500			V dc 2	27,9,12	80							_
	VOLT2	19		009 -			009.		009.	Vdc	27,9,12	00					_		_
TTL High Threshold Voltage	VOHAT	19	-2 500		+2 500			.2 500		Vdc	9.12	7,8		2			_		_
TTL Low Threshold Voltage	VOLATI	19		. 500		_	. 500		1 500	Vdc	9,12	7.8	2						_
	VOLAT2	19		009 -			. 600		009:-	Votc	9,12	7.8	2						
TTL Cutoff Leakage Current	ZHOI	19		100			-100			p.A.d.c	2	6,8			19			_	_
	10LZ	61		100			100		100	nAdc −	2	6,8				13	_		-
TTL Short-Circuit Current	os,	19					170		-	mAdc	7.9.12	2,8						-	1,14

-24 mA 25 mA 50 mA

-24 mA 25 mA 50 mA



MC10805 RECOMMENDED OPERATING CONDITIONS

^{• 5} mA sourced at output ons 13, 16, 18, 18, 19 The Tappas B, 12, V_IHT at pin 19, then clock once tLD:
•• TIT threated inputs are the same at V_IHT and V_ILT
••• TIT threated inputs are the same at V_IHT and V_ILT

FIGURE 1 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C FOR PROPAGATION DELAY FROM MECL INPUT TO TTL OUTPUT WITH TTL LOAD




FIGURE 2 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C FOR PROPAGATION DELAY FROM MECL INPUT TO TTL OUTPUT WITH MOS LOAD






FIGURE 3 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ $25^{\rm o}{\rm C}$ FOR PROPAGATION DELAY FROM TTL INPUT TO ECL OUTPUT





FIGURE 4 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ $25^{\rm o}{\rm C}$ For propagation delay from ecl select input to ecl output





P_{data}

Set V_{IH}

V_{IH}

V_{IH}

P_{out}

For These Tests, P_{out} = P_{data} in All Cases.

FIGURE 6 - MC10805 ECL - TTL DELAY (Latch Bypassed) versus CAPACITIVE LOAD (TA = +25 $^{\rm o}$ C, V_{CC} = 5.0 V)






FIGURE 7 – MC10805 ECL \rightarrow TTL DELAY (Latch Bypassed) versus CAPACITIVE LOAD (TA = +25°C, VCC = 5.0 V)



PIN ASSIGNMENTS MC10805 MC10804 Gnd Gnd Gnd Gnd - 16 ECL1 TTL1 -- 19 ECL1 TTL1 -- 15 TTL2 - 18 ECL2 3 -ECL2 TTL2 Vcc - 17 ECL3 - 13 ECL3 TTL3 TTL3 - 16 ECL4 -- 12 ECL4 TTL4 TTL4 - 15 ECL5 Clock - 11 6 Bypass Gnd - 14 Clock ECL/TTL 10 Disable TTL5 - 13 Bypass - 9 VEE v_{cc} Disable ECL/TTL Vcc | 10 -VEE. - 11

PACKAGE DIMENSIONS







MC10806

Advance Information

INTRODUCTION

The MC10806 Dual Access Stack is an LSI building block for digital processor systems. This circuit consists of 32 words by 9 bits of memory with two independent address and data ports. The circuit is easily expandable in both the word and bit directions making it ideal in register file, scratch pad, and high-speed buffer applications.

The Dual Access Stack, as shown in the block diagram below, contains a 32 x 9 memory array, two address ports, two 9-bit data input/output ports, two 9-bit output registers, address and data parity checking logic, and two error flip-flops in a single MECL Bipolar LSI circuit. Separate read, write, and output enables exist for each port to control all operations within the part.

MECL - LSI **DUAL ACCESS STACK**



CASE 725-01





TABLE OF CONTENTS

		Page
1.	Introduction	. 1
11.	System Overview	. 3
111.	Table of Pin Designations	. 4
IV.	Architectural Description	. 6
٧.	Functional Description	. 7
VI.	Applications Information	. 10
VII.	Electrical Parameters	
	A. D.C. Parameters	. 13
	B. A.C. Parameters	. 14
	C. Waveforms	. 15
	D. Test Configurations	. 15
VIII.	Package Information	. 16

IMPORTANT FEATURES

- 1. 32 x 9 Memory Array
- Two 9-Bit Output Registers (Latches)
- 3. Two Independent Address Ports
- 4. Two Data I/O Ports
- 5. Address and Data Parity Checking Logic
- Two Master/Slave Error Flip-Flops
- Separate Read, Write, and Output Enables for Each Part
- 8. Each Part is 9-Bits Wide (One Byte) and Can Be Operated in Paralle! to Form Any Word Size in Increments of 9 Bits
- 9. Fully Compatible with the MECL 10,000 Family

INPUT/OUTPUT DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating		Symbol	Value	Unit
Supply Voltage		VEE	-8 to 0	Vdc
(V _{CC} = 0)				
Input Voltage	Std	Vin	0 to VEE	Vdc
(V _{CC} = 0)	Bus	Vin	Note 2	Vdc
Output Source	Cont	lout	< 50	mAdc
Current	Surge	lout	< 100	mAdc
Storage Temperature		T _{stg}	-55 to +150	°C
Junction Temperature	5	TJ	165	°C

- NOTES: 1. Permanent device damage may occur, if absolute maximum ratings are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
 - Input voltage limit is V_{CC} to -2 Volts when the bus is used as an input and the output drivers are disabled.




SYSTEM OVERVIEW

The Motorola M10800 family of LSI processor circuits combines the cost and size advantages of LSI with system design flexibility. Each family part is a major system building block which can be interconnected and programmed for a wide range of processor applications. Figure 1 illustrates a method of using the various circuits in a general-purpose processor. The MC10800 4-Bit ALU Slice performs the various arithmetic, logic, and shift functions. This circuit features full BCD capability and a complete set of status outputs. The MC10801 Microprogram Control Function addresses and sequences through microprogram control memory. A set of 16 control instructions provides for direct jumps, conditional branches, and subroutines within microprogram. The MC10802 Timing Function generates clock phases and features single-cycle or single-phase clock increment for troubleshooting or diagnostics.

The Register File has been made a separate block so that the designer can optimize the size and configuration for his particular system. The main function of the Register File is to provide storage for addresses and data. Also, the access time of the Register File must be fast in order to efficiently utilize the high speed of the overall processor system.

FIGURE 1 - MICROPROGRAMMED PROCESSOR



The MC10806 Dual Access Stack provides the registerfile function in the processor as well as providing a memory buffer interface to peripheral devices. The MC10806 contains 32 words by 9 bits of memory in which 2 words can be independently addressed for read or write operations on two separate data I/O ports. Also, the circuit has the ability to check for parity errors on both the address and the data.

In the Register File block of the processor configuration shown in Figure 1, the two Data I/O ports of the MC10806 are connected to the two internal busses of the processor, the I Bus and the Ø Bus. The addresses and control signals are connected to the Control Memory. In the configuration shown, two locations of register file can be operated on by the ALU when the clock is at "0" with the result placed on the I Bus when the block is at "1", so that it may be written back into the register file in the same microcycle. More details for this configuration are given in the Application section.

In the Peripheral Buffer block, the MC10806 can be used as a temporary buffer for storing data from the processor to the peripheral device or vice versa. One Data I/O and Address port of the MC10806 is connected to the Data I/O and Address port of the MC10803. The other Data I/O and Address port are controlled by the peripheral device independent of the processor. In this application, the processor can read and write data into the peripheral buffer at high speed using the MC10803, while the peripheral device can read and write into buffer at a slower or faster speed independent of the processor. Flag status and interrupt conditions could also be designed into the peripheral interface depending on the application requirements.

The Motorola M10800 circuits interface directly to all parts in the MECL 10,000 family. This provides a source for high-speed memories and a complete mix of MSI and SSI circuits. Circuits are available for special hardware functions from high-speed multiply to error detection and correction.


Versatility is a key word to describe each circuit in the Motorola M10800 family. The block diagram in Figure 1 and the examples in this data sheet are intended to illustrate ways to use these LSI parts and do not restrict the designer to any particular system configuration or application.



PIN ASSIGNMENTS

Pin Designation	Pin Number	Description
AD00	20	A Data Bus — Bit 0 I/O
AD01	22	A Data Bus — Bit 1 I/O
AD02	21	A Data Bus — Bit 2 I/O
AD03	13	A Data Bus — Bit 3 I/O
AD04	14	A Data Bus — Bit 4 I/O
AD05	15	A Data Bus — Bit 5 I/O
AD06	16	A Data Bus — Bit 6 I/O
AD07	19	A Data Bus – Bit 7 I/O
AD08	18	A Data Bus — Bit 8 I/O
BD00	4	B Data Bus — Bit 0 I/O
BD01	2	B Data Bus – Bit 1 I/O
BD02	3	B Data Bus — Bit 2 I/O
BD03	11	B Data Bus – Bit 3 I/O
BD04	10	B Data Bus — Bit 4 I/O B Data Bus — Bit 5 I/O
BD05	9	B Data Bus — Bit 6 I/O B Data Bus — Bit 6 I/O
BD06	8 5	B Data Bus — Bit 0 1/O B Data Bus — Bit 7 1/O
BD07	6	B Data Bus — Bit 7 1/O B Data Bus — Bit 8 1/O
BD08		A Address — Bit O Parity Bit Input
A00	29	A Address — Bit o Farity Bit input A Address — Bit 1 LSB Input
A01	30	A Address – Bit 1 ESB Input A Address – Bit 2 NLSB Input
A02	31 32	A Address – Bit 2 NLSB Input A Address – Bit 3 NLSB Input
A03	33	A Address – Bit 4 NMSB Input
A04 A05	33 34	A Address – Bit 5 MSB Input
	41	B Address – Bit O Parity Input
B00	40	B Address – Bit 1 LSB Input
B01	39	B Address — Bit 7 Lob Input B Address — Bit 2 NLSB Input
B02 B03	38	B Address — Bit 3 NLSB Input
B04	37	B Address – Bit 4 NMSB Input
B05	35	B Address – Bit 5 MSB Input
EnA	27	Enable A Register Latch to A Data Bus
EnB	43	Enable B Register Latch to B Data Bus
WEA	28	Write Enable A Data Bus to Memory
WEB	42	Write Enable B Data Bus to Memory
AError	23	A Address or Data Parity Error Output
BError	47	B Address or Data Parity Error Output
Clk A	26	Clock Enable A Register Latch Input
Clk B	44	Clock Enable B Register Latch Input
Clr	45	Clear A and B Error F/Fs and Register Latches
AddEq	46	A and B Addresses are Equal and Error condition may exist
Clr Opt	48	Clear Option Input
VEE	1	-5.2 Volt Supply
VEE	24	-5.2 Volt Supply
V _{CC}	12	Ground
VCC	36	Ground
Vcco	7	Ground
vcco	17	Ground





ARCHITECTURAL DESCRIPTION

The MC10806 Dual Access Stack as shown in Figure 2 contains a memory array of 32 words by 9 bits that can be read or written via two Address and two Data I/O ports. An output register, read/write control lines, an output enable, and a parity error output (via master/slave flip-flop) exists for each port. In addition, a Clear Input initializes the Parity Error flip-flops and Output Registers. Also, an Address Equal Output is available that indicates when the A and B Addresses are equal and the Write Enable of one port is active concurrently with either the Write Enable or the output latch register clock of the other port.

MEMORY ARRAY

The Memory Array actually contains two stacks with each containing 32 words by 9 bits. Each stack can be addressed independent of the other stack. When information is written into one stack, it is automatically written into the other stack at the same location. Thus, if Stack A is written via the A Bus into all address locations, Stack B will contain identical information. The advantage of this configuration is that the memory can be used as 32 9 bit registers in which reading and writing may be performed using two independent address and data ports.

One port could be writing into one stack location while the other port is reading from another stack location. Also, both ports could be reading or writing simultaneously at different stack locations. However, it is illegal to try to write into the same address from both ports simultaneously. As shown in Figure 2, the A Address Decoder and Write A Drivers are inhibited if the addresses are equal and the Write Enable is active $(\overline{WEE} = 0)$ on the B port. The reason for inhibiting the A Address Decoder is that the word line in the A Stack, corresponding to word line being enabled in the B Stack when writing, must be inhibited in order that the word can be duplicated in the A Stack.

OUTPUT REGISTER LATCH

An Output Register Latch exists for each data port which can be used as a temporary storage register which can be enabled onto the Data Bus at any time. Information in the memory can be read out at any time at the address specified by activating the Clock to the Latch Register ($\overline{\text{Clk A or B}} = 0$). Information in the Register is latched when the Clock is deactivated ($\overline{\text{Clk A or B}} = 1$).

ADDRESS CONTENTION

The AddEq output is activated whenever erroneous data is read out of memory or if an illegal write condition occurs. The illegal write condition occurs when writing into the same address from both ports simultaneously.

Erroneous data can be read out of memory, if the addresses are equal when writing into one port and activating the clock of the Output Register of the other port. This is due to the inhibiting of the word line (as described earlier) which causes all 1s to be read into the latch. For these reasons the AddEq output goes to a "O", if the A and B addresses are equal and the Write Enable of one port is active concurrently with either the Write Enable or the Output Latch Register Clock of the other port.

PARITY CHECKING LOGIC

A master-slave flip-flop on each port is used to check address and data parity errors. The Error output goes to a 0 (A Error = 0 or B Error = 0), if there is a parity error when a 0 to 1 transition occurs on the clock (clock to A Error F/F = WEA+ClkA or the clock to B Error F/F = WEB+ClkB). The Error output goes to a 1, if there is no parity error when a 0 to 1 transition occurs on the clock.

If an address parity error occurs, the contents of the selected address cannot be changed, when writing, in order to facilitate error recovery. The Address Parity Checker can be disabled by connecting the Address Parity Input (A00, B00) to the VEE supply. The data that is read or written into memory is checked for even parity (an even number of 1s must exist in the 9-bit word), if negative logic is used, or odd parity, if positive logic is used. If the parity checking is not required, then a word in memory can consist of 9 bits of data with the Parity Error output ignored.

CLOCK

The clock to the A Error F/F (B Error F/F) is the AND function of the WEA (WEB) and ClkA (ClkB) inputs. The Error F/Fs are master-slave and trigger on a 0 to 1 transition (VOH to VOI) of the clock as defined above.

The A output Register (B Output Register) consists of latches with the \overline{ClkA} (\overline{ClkB}) input controlling the clocking. When $\overline{ClkA}=0$ ($\overline{ClkB}=0$), the data addressed from memory is enabled to the output of the register. When $\overline{ClkA}=1$ ($\overline{ClkB}=1$), the data in the register is in the latched condition and cannot change.

CLEAR

The Clear input, when a 0, is used to asynchronously reset the error flip-flops and the output registers. This causes the A Error and B Error outputs to go to a 1. The output registers are cleared to all 0s if pin 48 is tied to -2 V. If pin 48 is left open, the output register is cleared to 0 1111 1111 (the 0 corresponds to the BIT 00 position in the word).



FUNCTIONAL DESCRIPTION

The MC10806 Dual Access Stack (DAS) can be completely described by the truth tables shown in Tables 1 through 8, together with the block diagram (Figure 2) and the switching waveforms shown in the Electrical Parameters. All truth tables are expressed in negative logic with VOL being a logic 1 and VOH a logic 0.

NO OPERATION

Writing into the memory of the DAS is inhibited, if the write enable is not active ($\overline{WEA}=1$, $\overline{WEB}=1$). Reading from the memory to the output register is inhibited (contents of output register remains unchanged), if the clock is not active ($\overline{CIkA}=1$, \overline{CIk} B = 1). Also, reading the contents of the Output Register to the Data Bus is inhibited, if the enable line is not active ($\overline{EnA}=1$, $\overline{EnB}=1$). However, even if no operation is being performed internally the Read Amplifiers will read the data from memory as addressed by the address lines (A01—A05, B01—B05).

READ OPERATION

There are three modes in which data can be read onto the data bus as shown in the switching waveforms. In the enable access mode (see Table 7), the activation of the enable line (EnA = 0, EnB = 0) transfers the contents of the 9-bit Output Register onto the bidirectional data bus. Normally, the contents of the Output Register have been previously loaded from memory making the enable access time very fast.

In the address access mode, the Address lines select the memory location to be accessed and the data appears at the Data Bus after the specified propagation delay has occurred. This assumes that the clock ($\overline{\text{ClkA}} = 0$, $\overline{\text{ClkB}} = 0$) and Enable ($\overline{\text{EnA}} = 0$, $\overline{\text{EnB}} = 0$) lines are both active.

In the third mode for reading data, the activation of the clock (with the addressed location having been set up previously) causes data to appear at the Data Bus (if $\overline{EnA}=0$, $\overline{EnB}=0$) after the specified propagation delay. Deactivating the clock (0 to 1 transition of \overline{ClkA} , \overline{ClkB}) causes the data to be latched in the Output Register (see Tables 5 and 6) and the Parity Error flip-flop to be activated (\overline{A} $\overline{Error}=0$, \overline{B} $\overline{Error}=0$), if there is an address or data parity error (see Tables 2, 3, and 4). When latching the data in the output register by deactivating the clock, the address lines must meet the setup and hold times that are specified.

WRITE OPERATION

The switching waveforms should be referred to in the following description of the write mode of operation. The Enable line, for reading data onto the data bus, must

be deactivated ($\overline{EnA} = 1$, $\overline{EnB} = 1$) when writing data coming from external sources. However, the Enable line could be activated, if the source for writing data is the internal Output Register. The address should be set up prior to activating the Write Enable line in order that the parity of the address can be checked for error so that writing can be inhibited, if an error occurs (see Table 1). Information on the Data Bus is written into the memory location when the Write Enable is activated (WEA = 0, WEB = 0). The information must be valid during the setup and hold times referenced to the deactivation of the Write Enable (0 to 1 transition of WEA, WEB). Also, the deactivation of the Write Enable causes the Parity Error flip-flop to be activated, if there is an Address or Data Parity Error (see Tables 2, 3, and 4). Note that it is possible to read the data that is being written, into the Output Register by activating the Clock Enable of the same port being written.

PARITY CHECKING

The truth tables for the Parity Error flip-flops are shown in Tables 2, 3, and 4. A description of the parity checking logic is described in the Architectural Description. The Error flip-flops are in the activated state when a logic 0 so that they could be tied together forming the wired-AND function.

INITIALIZATION

Initializing the Error flip-flops and the Output Registers can be accomplished asynchronously by momentarily placing the Clear at a logic 0. Initialization of the Error flip-flops is included in Tables 3 and 4, while Tables 5 and 6 show the initialization states of the Output Registers.

CONFLICTS

An illegal write condition occurs for the dual write condition where both ports are writing into the same address simultaneously. It is the user's responsibility to ensure that writing into both ports simultaneously at the same address does not occur. A write on port A (when Address A = B) inhibits a selection of port B, and a write on port B inhibits a selection on port A. Thus, in a dual write case, theoretically neither writes as shown in Table 1. However, the practical case considers that one port's control signal will occur slightly before the other; thus, the contents of the equal location cannot be guaranteed.

Another possible conflict can occur when writing into one port and activating the Clock of the Output Register of the other port. The internal logic forces all 1s into the Output Register as shown in Table 1. However, if the Clock is held activated a sufficient amount of time after the Write Enable pulse, the contents of the Output



Register will be corrected to the information that was written into memory and a parity error will not occur due to the conflict. A parity error would occur, if the Clock is deactivated while all 1s were being forced into

the Output Register, since all 1s is an odd parity condition. The \overline{AddEq} output is activated (\overline{AddEq} = 0) whenever the two possible conflict conditions exist. A truth table is shown in Table 8 listing the various conflict conditions.

TABLE 1 - TRUTH TABLE FOR MEMORY ARRAY AND READ AMPLIFIER OUTPUTS

	(See Table 2a) A Address		(See Table 2b) B Address	Address Equal Condition	Memory Arr	ay Contents	Read A Amp	Read B Amp	
WEA	Parity Error	WEB		A01-05=B01-05	@ Address A	@ Address B	Output	Output	Comments
1	X	1	×	Х	_	_	MA00-MA08	MB00-MB08	Read A; Read B
0	0	1	×	0	AD00-AD08	_	AD00-AD08	MB00-MB08	Write A; Read B
0	0	1	×	1	AD00-AD08	AD00-AD08	AD00-AD08	All 1s	Write A; Read B Amp = All 1s
0	1	1	×	X	-	_	MA00-MA08	MB00-MB08	Parity Error, No Write A; Read B
1	×	0	0	0	_	BD00-BD08	MA00-MA08	BD00-BD08	Read A; Write B
1	×	0	0	1	BD00-BD08	BD00-BD08	All 1s	BD00-BD08	Read A Amp = All 1s; Write B
1	×	0	1	X	_	_	MA00-MA08	MB00-MB08	Read A; Parity Error, No Write B
0	0	0	0	0	AD00-AD08	BD00-BD08	AD00-AD08	BD00-BD08	Write A; Write B
0	1	0	0	0	Name of the last o	BD00-BD08	MA00-MA08	BD00-MB08	Parity Error, No Write A; Write B
0	0	0	1	0	AD00-AD08	_	AD00-AD08	MB00-MB08	Write A; Parity Error, No Write B
0	1	0	1	×	-	-	MA00-MA08	MB00~MB08	Parity Error, No Write A; Parity Error, No Write B
0	0	0	0	1	_	_	All 1s	All 1s	Writing is Inhibited
0	1	0	0	1	BD00-BD08	BD00-BD08	All 1s	BD00-BD08	Parity Error, No Write A; Write B
0	0	0	1	1	AD00-AD08	AD00-AD08	AD00-AD08	All 1s	Write A; Parity Error, No Write B

X = Don't Care State - = No Change

NOTE: MA00-MA08 represents the data in the Memory Array at the location addressed by A01-A05. MB00-MB08 represents the data in the Memory Array at the location addressed by B01-B05.

TABLE 2 - TRUTH TABLE FOR ADDRESS PARITY ERROR

a. A Address Parity Error

Parity Bit A00	A Address A01 - A05	A Address Parity Error
VEE	X	0
0	Odd Number of 1s	0
1	Odd Number of 1s	1
0	Even Number of 1s	1
1	Even Number of 1s	0

b. B Address Parity Error

Parity Bit B00	B Address B01 - B05	B Address Parity Error
VEE	X	0
0	Odd Number of 1s	0
1	Odd Number of 1s	1
0	Even Number of 1s	1
1	Even Number of 1s	0

X = Don't Care Condition



TABLE 3 - TRUTH TABLE FOR A ERROR (OUTPUT OF MASTER/SLAVE FF)

Clear	Clk A	WEA	A Address Parity Error (See Table 2a)	Read A Amp Output (See Table 1)	A Error
00	X	X	X	Х	1
1	0	X	X	X	-
1	×	0	X	X	
1	1 or 1 → 0	1 or 1 → 0	Х	X	
11	0 → 1	1	0	Even Number of 1s	1
1	0 → 1	1	1	X	0
1	0 1	1	X	Odd Number of 1s	0
1	1	0 → 1	0	Even Number of 1s	1
1	1	0 → 1	1	X	0
1	1	0 → 1	×	Odd Number of 1s	0

X = Don't Care State - = No Change

NOTES: 1. $0 \rightarrow 1$ denotes a transition from logic 0 to logic 1 (negative logic).

2. The A Error output changes state on a 0 to 1 transition of Clk A or WEA input.

TABLE 4 - TRUTH TABLE FOR B ERROR (OUTPUT OF MASTER/SLAVE FF)

Clear	Clk B	WEB	B Address Parity Error (See Table 2b)	Read B Amp Output (See Table 1)	B Error
0	X	X	X	Х	1
1	0	X	X	X	
1	X	0	X	X	
1	1 or 1 → 0	1 or 1 → 0	X	X	
1	0 → 1	1	0	Even Number of 1s	1
1	0 → 1	1	1	X	0
1	0 → 1	1	X	Odd Number of 1s	0
1	1	0 1	0	Even Number of 1s	1
1	1	0 → 1	1	×	0
1	1	0 → 1	×	Odd Number of 1s	0

X = Don't Care State -= No Change

NOTES: 1. $0 \rightarrow 1$ denotes a transition from logic 0 to logic 1 (negative logic).

2. The B Error output changes state on a 0 to 1 transition of Clk B or WEB input.

TABLE 5 - TRUTH TABLE FOR A OUTPUT REGISTER LATCH (AL)

0				A Output Register Latch (AL)								
Cir Opt	Clear	Clk A	AL00	AL01	AL02	AL03	AL04	AL05	AL06	AL07	AL08	
Open	0	X	0	1	1	1	1	1	1	1	1	
-2 V	0	×	0	0	0	0	0	0	0	0	0	
Х	1	1 ②		-	-	_	_	_	_	_		
X	1	0 ③			R	ead A Ami	o Output (See Table	1)			

X = Don't Care State -= No Change

NOTES: ① The CIr Opt, Pin 48, may be left "Open" or connected to ~2 Volts.

② Information is "latched" when $\overline{Clk A} = 1$.

3 The Read A Amp Outputs are enabled to the output of the A Register Latch when $\overline{Clk A} = 0$.



TABLE 6 - TRUTH TABLE FOR B OUTPUT REGISTER LATCH (BL)

				B Output Register Latch (BL)									
Cir Opt 1	Clear	Clk B	BL00	BL01	BL02	BL03	BL04	BL05	BL06	BL07	BL08		
Open	0	×	0	1	1	1	1	1	1	1	1		
-2 V	0	Х	0	0	0	0	0	0	0	0	0		
X	1	1 ②	-	-	_				_				
X	1	0 (3)		Read B Amp Output (See Table 1)									

X = Don't Care State - = No Change

NOTES: 1) The Cir Opt, Pin 48, may be left "Open" or connected to -2 Volts.

- 2) Information is "latched" when Clk B = 1.
- 3 The Read B Amp Outputs are enabled to the output of the B Register Latch when Clk B = 0.

TABLE 7 -- TRUTH TABLES FOR A AND B DATA BUS OUTPUTS

a A Data Bus Output

EnA	A Data Bus AD00-AD08
1	Logic 1s (Disabled)
0	AL00-AL08 (Enabled)

b. B Data Bus Output

EnB	B Data Bus BD00 - BD08
1	Logic 1s (Disabled)
0	BL00-BL08 (Enabled)

TABLE 8 - TRUTH TABLE FOR AddEq OUTPUT

WEA	WEB	Clk A	Clk B	Address Equal A01-05=801-05	AddEq
×	X	X	×	0	1
1	1	X	X	X	1
1	0	1	Х	1	1
×	0	0	X	1	0
0	1	×	1	1	1
0	×	X	0	1	0
0	0	X	Х	1	0

X = Don't Care State

APPLICATION INFORMATION


Figure 3 shows two MC10806s interconnected to form a 32 word by 16-bit Register File in a typical 16-bit pipelined configuration. The Register File is designed so that two words can be read and operated within the ALU with the result being written back into the Register File (A plus B \rightarrow A) all in the same cycle as shown in the timing diagram in Figure 4. The Clock is delayed about 5 ns in order to satisfy the hold time of data on the Input Bus with respect to the deactivation of the Write A signal. The delay could be made using a delay line or gate delay. The gating of the Clock for reading and writing into the Register File is shown in Figure 3 as well as the interconnections required on the MC10800s for latching the data (AS16) and controlling the enable (AS8) for data to the IB port.

For the A plus B \rightarrow A operation, the following describes the cycle. First, the microprogram information for the A plus B \rightarrow A operation is clocked into the Pipelined Register

when the Clock goes from a 1 to a 0. After the delay of the register the two address locations A and B are accessed via the Register File with the data appearing on the Input and Output Bus. Then the ALU performs the A plus B operation via the ØB and AB ports of the MC10800. When the Clock goes to a 1, the information on the ØB port is latched in the MC10800; the result of the A plus B operation is enabled to the Input Bus; and, the \overline{ReadA} line is deactivated (goes to a 1). On the 1 to 0 transition of the Clock, the data is stored in the Register File and a new operation is available at the output of the pipeline register.

The Register File is also capable of writing into two locations in the same timing cycle. It a third Register File (C Address) was made available from microprogram memory, the operation A plus B \Rightarrow C could be performed in one cycle. This is accomplished by selecting the C Address onto the A Address inputs of the MC10806 when





the Clock goes from a 0 to a 1. The WriteA pulse would need to be narrowed using a 4 phase clock system in order to meet the address 4 phase clock system in order to meet the address setup time of the MC10806. In other words, the WriteA should not be activated until the C address is stable, meeting the address setup time of the MC10806. The cycle time for the system shown in Figure

3 is typically 85 ns. Worst case numbers can be calculated from the data sheets of parts used in the system along with the timing diagram information. The architecture of the system can be changed depending on system requirements. Versatility is of prime concern to the system designers and this flexibility is built into the M10800 family.




FIGURE 4 - TIMING DIAGRAM FOR MC10806 REGISTER FILE APPLICATION (FIG. 3)

ELECTRICAL CHARACTERISTICS

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage (VCC = 0 Volts)	VEE	-4.68 to -5.72	V dc
Operating Temp. (Functional)	τA	-30 to +85	၁၀
Output Drive	i	5012 to -2.0 Vdc	i
Maximum Clock Input Rise and Fall Time (20% to 80%)	tr. tf	10	SC .

only one input, or for one set of input conditions. Other inputs tested in the same manner.

TEST VOLTAGE VALUES

@ Test

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear thm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for

								5	<u>م</u>	36	3				35	38	3 8	36		36	36	36	38	36	2
						(10/1)	220	1 10	1, 24 1, 12, 11, 30	1 24 7 12 17 36					1 24 7 12 17 36	1 24 7 12 17 36	1 24 7 12 17 36	1, 24 7, 12, 17, 36		1,24 7,12,17,36	24 7 12 17 36	1.24 7.12.17.36	1 24 7 12 17 36	1 24 7 17 17 36	
VFF	-5.2	-5.2	0	-5.4		MO	7	1 24	1, 74	1 24				-	1 24	1 24	1 24	1,24		1,24	1 24	1.24	1.24	1 24	7
Vil Amax	-1.500	-1.475	1 440	- 1.440		ISTED BEL	V.1. V. 20.00	YELL	ı			l i	1	!		I		ı		ı		1	1	36	2
VIHAmin VII Amax VEE	-1.205	-1.105	1 025	- 1.035		TO PINS L	VIHAMIN VII AMAN VEE		I			1	ı	ı		ı		ł		ı	27	1	27	1	
VILmin	-1.890	-1.850	1 275	C70.1-		VOLTAGE APPLIED TO PINS LISTED BELOW:	VIImin	_	1	27	1	-	!	29	26*	*	26	26, 28,	42, 44	27	26*	27	26	28 42 44	- /1
VIHmax	-0.890	-0.810	002.0-	-0.700		VOLTAG	ViHmax			2	29	308	27		45.27	28, 42	45, 27	. 1		ı	45	ı	45	i	
ature	-30 ₀ C	+25°C	- 850C	3			Unit	m A de		uAdc.					Vdc	Vdc	Vdc	Vdc		Vdc	Vdc	Vdc	Vdc	Vdc	
Temperature	1	+	+	-		၁၀	Max				1	i	1	1	-0.700	-0.700	-1.615	-1.615		-1.980	1	ı	-1.595	-1.595	
						+85°C	Νin	,		1	1	1	ı	1	-0.810 -0.890 -0.700	-0.810 -0.890 -0.700	-1.825	-1.825		1	-0.910	-0.910	1	i	
					TEST LIMITS		Max	413		50	310	370	435	i	-0.810	-0.810	-1.650 -1.825 -1.615	-1.650 -1.825 -1.615		-1.980	1	i	-1.630	- 1.630	
					TEST	+25°C	Typ	330		1	i	1	1	1	1	1	-	ı		1	1	ı	-	1	
							Min	ì		1	ı	1	į	0.5	-0.960	096:0-	-1.850	-1.850		1	-0.980	-0.980	ı	1	
						၁	Max			1	1	ļ	1	1	-0.890	-0.890	-1.675	-1.675		-1.980	-	1	-1.655	-1.655	
						-30 ₀ C	Νi	1			i	1	ı	1	-1.060 -0.890 -0.960	-1.060 -0.890 -0.960	-1.890 -1.675 -1.850	-1.890 -1.675 -1.850		-	-1.080	-1.080	1	1	
					Ę.	Under	Test	1,24		2	53	30	27	29	22	46		46		22	22	46	22	46	
							Symbol	1111	j i	Huil				linL	ΛОН		NOL			VOLB	VOHA		VOLA		
							Characteristic	Power Supply Drain	Current	Input Current					Logic "0"	Output Voltage	Logic "1"	Output Voltage			Logic "0"	Threshold Voltage	Logic "1"	Threshold Voltage	•

^{*}Pin 48 = -2.0 V



^{**}V_{IH} on Pins 30, 31, 32, 33, 34, 35, 37, 38, 39, 40

SETUP AND HOLD TIME (NANOSECONDS AT 25°C)

	Input	i	Clk A or C	īk B (0 →1)	WEA or WEB (0→1)				
	Reference	Set	Up	Hold		Set Up		Hold		
Input		Min	Тур	Min	Тур	Min	Тур	Min	Тур	
Address A, B	A00-A05 B00-B05	-	12		0	-	10*	-	0	
Data Bus A, B,	AD00-AD08 BD00-BD08	p-100-	and a	-	_		14	-	0	

^{*} Address setup time is referenced to the 1 \rightarrow 0 transition of \overline{WEA} or \overline{WEB} .

IPD, PROPAGATION DELAY TIME (NANOSECONDS AT 25°C)

	Output	AD00 B Da	ata Bus D-AD08 ata Bus D-BD08		rror	Ād	dEq
Input		Тур	Max	Тур	Max	Тур	Max
Address A, B	A01 - A05 B01 - A05	19					
EnA, EnB		6	_	- 1	natur.		
CIk A, CIk B		7	_	5.5		7.5	
WEA, WEB			-			8	
Clear		12]		-	

PULSE WIDTH TIME (NANOSECONDS AT 25°C)

Input	Min	Тур		
CIk A, CIk B	Yes	4.5		
WEA, WEB		12		
	118.3	18		
Clear	NO.77	4.5		


Address A01~A05 # B01~B05

Addresses Equal A01 - A05 ≠ B01 - B05




SWITCHING WAVEFORMS

Read Mode - Address Access¹ (Port A or B or Both)




- NOTES: 1. EnA (EnB) is maintained at a Logic 0.
 - CIKA (CIKB) can be maintained at a Logic 0 in the Read Mode.
 - 3. A Error (B Error) goes to a 0, if there is a Parity Error.

Read Mode - Enable Access
(Port A or B or Both)



Write Mode¹ (Port A or B or Both)



- NOTES: 1. EnA (EnB) is maintained at a Logic 1.
 - 2. A Error (B Error) goes to a 0, if there is a Parity Error,

TEST PROCEDURE FOR SETUP AND HOLD


- a. Establish setup time with long thold-
- b. Keeping the leading edge of the input constant $(t_{\hbox{\scriptsize setup}})$ vary the trailing edge of the input to determine $t_{\hbox{\scriptsize hold}}$.

NOTE: t_{setup} and t_{hold} as defined are positive. Internal delays in the data path may result in a shift of the data waveform to the left, with respect to the clock, resulting in negative hold times.


SWITCHING TIME TEST CIRCUIT


50 ohm termination to ground located in each scope channel input.


All input and output cables to the scope are equal lengths of 50 ohm coaxial cable. Wire length should be \leq ½ inch from TP $_{in}$ to input pin and TP $_{out}$ to output pin.













MC10807

Advanced Information

INTRODUCTION

The MC10807 is a 5-bit bidirectional MECL bus transceiver. Data can be transferred directly in either direction (A port \rightarrow B port or B port \rightarrow A port), and an optional gated latch is also provided. Operation is shown in the truth table.

The MC10807 is in a 16-pin ceramic package and is a member of the high performance M10800 MECL/LSI processor family. It is designed to provide bidirectional exchange of MECL level signals in multiprocessor installations, and multiplexing of buses to a single processor.


- Bidirectional Data Transfer
- Standard MECL 50 Ohm Drive Outputs
- Latch Can Be Bypassed for High Speed

BLOCK DIAGRAM In/Out In/Out Mux Mux Latch Latch Bypass Bypass Mux Select В A Disable B Disable Typical Each Bit Decode A/B Output Clock Latch Select Bypass Direction


MECL 5-BIT BIDIRECTIONAL BUS TRANSCEIVER



L SUFFIX CERAMIC PACKAGE CASE 620



PIN ASSIGNMENTS



This is advance information on a new introduction and specifications are subject to change without notice.

ADI-509

FUNCTIONAL DESCRIPTION

The MC10807 consists of a function decode section, a clock buffer, and five identical bit channels. Each bit consists of a bidirectional A port, a bidirectional B port, and a latch.

Three logic pins control the function selection. These pins, along with the clock, all operate at standard MECL levels. The block diagram and truth table define the functions. The individual pin descriptions are as follows:

Output Disable

The Output Disable, when at V_{IL} , disables both the A and B port output buffers. That is, both are forced to high-impedance states. When the Output Disable is at V_{IH} the data translation takes place normally, and the appropriate output ports enabled by the direction select are active. Regardless of the state of the Output Disable pin, clocked data can be loaded into the latch from the selected input port.

A/B Direction Select

The A/B Direction Select pin controls the direction of data transfers. When at V_{1L} , the B-to-A direction is

selected. In this case, the B output drivers are disabled, data is input to the latch from the B port, and data is output onto the A port. When the select pin is at V_{IH} , the A-to-B direction is selected and the function is the reverse


Latch Bypass

The Latch Bypass select line bypasses the latch circuitry for the fast data transfer. When the select line is at V_{1L} , the data is directed to both the latch input and the output buffer simultaneously. This feature enhances the speed of translation because the delay through the latch is bypassed. When the Latch Bypass pin is at V_{1H} , the data must first go into the latch then be sent to the output ports.

Clock

The Clock input is common to all latches and controls the storage of data. When the Clock is at VIL the latch is open and data ripples through from the D input to the Q output. Data is stored or latched on the VIL-to-VIH transition of the Clock input.

NEGATIVE LOGIC DIAGRAM



TRUTH TABLE

(ECL	SELECT II LEVELS, H =		7V)		FUNCTION	
Disable	Direction Select	Bypass	Clock (2)	Latch (1)	B I/O**	A I/O**
Н	н	н	н	* Q = H * Q = L	Output = Q = H	Off Off
н	н	н	L	Q = A Input : H = L	Output = Q = H = L	Input H
Н	н	L	Н	•	Output = A = H = L	Input = H = L
Н	Н	L	L	Q = A Input = H = L	Output = A = H = L	Input = H = L
Н	L	н	Н	• Q = H • Q = L	Off Off	Output = Q = H = L
Н	L	Н	L	Q = B Input ≠ H = L	Input = H = L	Output = Q = H = L
Н	L	L	н	•	Input = H = L	Output = B = H = L
Н	L	L	L	Q = B Input = H	Input :- H L	Output = B = H
L	н	н	Н	*	Off	Off
L	н	Н	L	Q = A Input = H = L	Off Off	Input = H = L
L	н	L	н	•	Off	Off
L	н	L	L	Q=A Input - H - L	Off Off	Input = H = L
L	L	н	н	#	Off	Off
L	L	н	L	Q = B Input = H = L	Input = H = L	Off
L	L	L	Н	•	Off	Off
L	L	L	L	Q = B Input ≠ H □ L	Input * H = L	Off

NOTES: (1) * Denotes "NO CHANGE" (2) Latch transfers data when clock is "L" and stores data when clock is "H"

(3) **Output driver is disabled to V_{OLZ} during "Off" state.

SETUP AND HOLD TIMES (NANOSECONDS AT 25°C)

	Se	tup	Hold			
Input	Min	Тур	Min	Тур		
A1-5, B1-5		2.0		4.0		
Direction Select	-	4.5		1.5		

PROPAGATION DELAY TIMES (NANOSECONDS AT 25°C)

Path	Mode	Typical	Max
A1-5 → B1-5	Latch Bypassed	3.9	_
B1 -5 → A1 -5	Latch Bypassed	3.9	
A1-5 → B1-5	Via Latch	6.4	_
B1 -5 → A1 -5	Via Latch	6.4	_
Bypass → Output		6.4	
Disable → Output		4.9	
Direction → Output	Direct	7.4	
Direction → Output Select	Via Latch	8.9	
Clock → Output		7.0	



RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	Unit
Supply Voltage	VEE	-4.68 to -5.72	Vdc
$(V_{CC} = 0 \text{ Volts})$			
Operating Temperature	ΤA	-30 to +85	၁၀
(Functional)			
Output Drive	tane	50 st to -2.0 Vdc	-
Maximum Clock Input	tr, tf	10	SU
Rise and Fall Time			
(20% to 80%)			
Minimum Clock	Μd	5	su
Pulse Width			


ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

					(VCC)	Gnd	16		16	16	16	16		16		16		16		16										
		VEE	-5.2	-5.2	-5.2			VEE	8		ω	8	8	∞		∞		∞		∞		8								
EVALUES		VILmin VIHAmin VILAmax	-1.500	-1.475	-1.440	TO PINS	 W:	VILmin VIHAmin VILAmax	!		1	1	1	ı		1		ı		15		ŀ								
TEST VOLTAGE VALUES	Volts	VIHAmin	-1.205	-1.105	-1.035	VOLTAGE APPLIED TO PINS	LISTED BELOW:	VIHAmin	ı		100	1	_	-		ı		15		1		ı								
TEST		VILmin	-1.890	-1.850	-1.825	OLTAGE	LIS		1		1	ı	9	6′9		6'9	15	6′9		6,9		7								
		VIHmax	0680.0-	-0.810	-0.700	^		VIHmax	1		9	1		7, 10,	15	7, 10		7, 10		7, 10		ļ								
	@ Test	Temperature	-30 ₀ C	+25°C	-25°C	.25°C	-25°C	125°C	-25°C	.25°C	-25°C	+85°C			Unit	mAdc		μAdc		μAdc	Vdc		Vdc		Vdc		Vdc		Vdc	
	Ū	Tempe	•	•	,		+	+		+85°C	Max	ł		1	1	-1	-0.700		-1.650 -1.825 -1.615		1		-1.595		-1.980					
									8	+85	Min	ı		1	ı	-	-0.810 -0.890 -0.700		-1.825		-0.910		1		1					
													MC10807 TEST LIMITS		Max	1		350	410	1	-0.810		-1.650		1		-1.630		-1.980	
									07 TES	+25°C	Тур	87		1	ı	1	1		-		ı		-		-					
						MC108		Min	1		1	1	0.5	096'0-		-1.850		0.980		-		-								
							-30°C	Max	1		-	ı	ı	-1.060 -0.890 -0.960		-1.890 -1.675 -1.850		1		1.655		-1.980								
								Ā	,		****	1	-	-1.060		-1.890		-1.080		1		1								
						Dia	Under	Test	8		9	-	9	-		-		-		-		-								
					Symbol	lEE		Hoi		linL	ΥОΥ		VOL		Vона		VOLA		VOLZ											
								Characteristic	Power Supply Drain	Current	Input Current		_	Logic "0"	Output Voltage	Logic "1"	Output Voltage	Logic "0"	Threshold Voltage	Logic "1"	Threshold Voltage	Output Cutoff	Voltage							




SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C FOR PROPAGATION DELAY



All input and output cables to the scope are equal lengths of 50 ohm coaxial cable. Wire length should be \leq 1/4 inch from TP $_{\rm in}$ to input pin and TP $_{\rm out}$ to output pin.


SETUP AND HOLD TIME WAVEFORMS





MC10807

PACKAGE DIMENSIONS



NOTES

1 LEADS WITHIN 0 13 mm (0 005) RADIUS
OF TRUE POSITION AT SEATING PLANE
AT MAXIMUM MATERIAL CONDITION
2 PKG INDEX NOTCH IN LEAD
NOTCH IN CERAMIC OR INK DOT
3 DIM "L" TO CENTER OF LEADS
WHEN FORMED PARALLEL

	MILLIA	METERS	INC	CHES		
DIM	MIN	MAX	MIN	MAX		
Α	19.05	19.81	0.750	0.780		
В	6.22	6.98	0.245	0.275		
С	4.06	5.08	0.160	0.200		
D	0.38	0.51	0.015	0.020		
F	1.40	1.65	0.055	0.065		
G	2.54	BSC	0.100	BSC		
н	0.51	1.14	0.020	0.045		
J	0.20	0.31	0.008	0 0 1 2		
K	3.18	0.30	0.125	0.160		
L	7 37	7.87	0.290	0.310		
M		150	-	150		
N	0.51	1.02	0.020	0.040		

CASE 620-02





MC10808

Advance Information

INTRODUCTION


The MC10808 Programmable Multi-Bit Shifter is an LSI building block for shifting data in a high-speed processor system. The circuit is essential when performing floating point operations for prenormalization or alignment of exponents.

The Programmable Multi-Bit Shifter as shown in the block diagram contains a 16-bit shift network that is fully expandable in a shifter array to handle practically any number of bits. The shift type function select contains arithmetic, logic, and rotate shifting. Four scale factor inputs are provided for specifying the number of positions that the input data is to be shifted or rotated. A sign bit is also provided for arithmetic shift operations.

MECL — LSI PROGRAMMABLE 16-BIT SHIFTER FUNCTION



CASE 725-01



This is advance information and specifications are subject to change without notice.


©MOTOROLA INC., 1978

ADI-463

TABLE OF CONTENTS

		Page
ŧ.	Introduction	1
11.	System Overview	3
111.	Table of Pin Designations	4
IV.	Architectural Description	5
٧.	Functional Description	6
VI.	Applications Information	10
VII.	Electrical Parameters	18
	A. D.C. Parameters	18
	B. A.C. Parameters	19
	C. Waveforms	19
	D. Test Configurations	19
VIII.	Package Information	20

INPUT/OUTPUT DIAGRAM - MC10808



IMPORTANT FEATURES

- Three hundred gate complexity reduces package count considerably while increasing system speed.
- Sixteen separate data inputs and sixteen data outputs are available with only two levels of gating separating them for high-speed operation. The sign bit input goes through only one level of gating.
- Three shift type select lines are used to select eight different shift functions including shift left, shift right, and rotate.
- 4. Four scale factor inputs select the number of positions (in binary and 2's complement for shift right and shift left) the data is to be shifted.
- Sign bit input is used for arithmetic shifting and for sign extend operations. Also, the sign bit is used in logic shifting for use in both positive and negative logic systems.
- 6. The outputs may be disabled for array expansions by selecting the "ODA" function.
- High-speed operation of 6 ns typ delay from Data-In to Data-Out, 6 ns typ delay from Sign Bit to Data-Out, and 12 ns typ delay from the select lines to the Data-Out.
- 8. Two different shifter arrays can be built. One array requires only two package delays for a shifter requiring up to 256 bits. The other array requires only one package delay but more packages. A 64-bit shifter requires ten MC10808s with two package delays or sixteen MC10808s with one package delay.
- 9. Fully compatible with the MECL 10,000 family.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit
Supply Voltage (V _{CC} = 0)		VEE	-8 to 0	Vdc
Input Voltage (V _{CC} = 0)		V _{in}	0 to VEE	Vdc
Output Source Current	Cont Surge	10	< 50 < 100	mAdc
Storage Temperature Junction Temperature	э	T _{stg} T _j	-55 to +150 165	°C

NOTE: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

SYSTEM OVERVIEW

The Motorola M10800 family of LSI processor circuits combines the cost and size advantages of LSI with system design flexibility. Each family part is a major system building block which can be interconnected and programmed for a wide range of processor applications. Figure 1 illustrates a method of using the various circuits in a general purpose processor. The MC10800 4-Bit ALU Slice performs the various arithmetic, logic, and shift functions. This circuit features full BCD capability and a complete set of status outputs. The MC10801 Microprogram Control Function addresses and sequences through microprogram control memory. A set of 16 control instructions provides for direct jumps, conditional branches, and subroutines within microprogram. The MC10802 Timing Function generates clock phases and features single cycle or single phase clock increment for troubleshooting or diagnostics. The MC10803 Memory Interface Function interfaces between the LSI processor circuits and other parts of a system. The circuit generates memory addresses and provides for the bidirectional transfer of processor data.

In systems that use floating point data manipulation in high-speed systems, the MC10808 provides the shifting

required for prenormalization or alignment of exponents. There are two ways that the MC10808 can be interconnected into the system as shown in Figure 1. One way is to connect the data input of the MC10808 to the \emptyset Bus and the output to the I Bus. Then the accumulator of the M10800, the external register file, or the register file of the M10803 can be shifted onto the I Bus and loaded back into the accumulator or register file. If the shifter input is connected to \emptyset Bus and if the output is connected to the \emptyset Bus input of the MC10800, then data in register file can be shifted before it is operated on by the ALU of the MC10800. Then the result may be loaded back into the register file using the I Bus.

The MC10808 performs the shift operation asynchronously with the number of shift positions determined by the shift type select and the scale factor. The speed for an equivalent operation using shift registers is a function of the number of clock pulses required to perform the shift.

Versatility is a main point of the M10800 family. The block diagram in Figure 1 is intended to illustrate the purpose of the various LSI functions and not restrict the designer to any particular system configuration or application.




FIGURE 1 - TYPICAL SYSTEM CONFIGURATION

PIN ASSIGMENTS

Pin Designation	Pin Number	Description
100	44	Input Data - Bit 0 (LSB)
101	43	Input Data – Bit 1
102	42	Input Data – Bit 2
103	41	Input Data – Bit 3
104	40	Input Data — Bit 4
105	39	Input Data — Bit 5
106	38	Input Data — Bit 6
107	37	Input Data Bit 7
108	35	Input Data – Bit 8
109	34	Input Data — Bit 9
110	33	Input Data — Bit 10
111	32	Input Data — Bit 11
112	31	Input Data – Bit 12
113	30	Input Data – Bit 13
114	29	Input Data — Bit 14
115	28	Input Data – Bit 15 (MSB)
Ø00	6	Output Data Bit 0 (LSB)
Ø01	8	Output Data — Bit 1
Ø02	13	Output Data — Bit 2
Ø03	21	Output Data — Bit 3
Ø04	5	Output Data — Bit 4
Ø05	9	Output Data — Bit 5
Ø06	14	Output Data — Bit 6
Ø07	20	Output Data — Bit 7
. Ø08	4	Output Data — Bit 8
Ø09	10	Output Data — Bit 9
Ø10	15	Output Data — Bit 10
Ø11	19	Output Data — Bit 11
Ø12	3	Output Data Bit 12
Ø13	11	Output Data Bit 13
Ø14	16	Output Data — Bit 14
Ø15	18 47	Output Data — Bit 15 Shift Type — Select Input
ST0	46	Shift Type — Select Input Shift Type — Select Input
ST1	46 45	Shift Type – Select Input
ST2		
SF0	22	Scale Factor — LSB Input
SF1	23	Scale Factor - NLSB Input
SF2	26	Scale Factor - NMSB Input
SF3	27	Scale Factor — MSB Input
Z	2	Sign Bit
VCC	12	Ground
VCC	36	Ground
V _{CC0}	7	Ground
VCC0	17	Ground
VEE	1	-5.2 Volt Supply
VEE	24	-5.2 Volt Supply

Pins 25 and 48 not used




ARCHITECTURAL DESCRIPTION

A functional block diagram of the MC10808 Programmable Multi-Bit Shifter is shown in Figure 2. There are sixteen inputs and sixteen outputs with two levels of gating to perform the shifting. There are three shift type select inputs—ST2, ST1, and ST0—that are used to select the appropriate shifting function. Also, four scale factor inputs specify the number of positions that the input data should be shifted or rotated. A sign bit input is used for arithmetic shift right or left and sign extend operations. The outputs can be disabled for wire-ANDing (negative

logic) other device outputs by selecting the "ODA" command.

The input multiplexers do a right rotate only of 0, 1, 2, or 3 positions and the output multiplexers do a right rotate only of 0, 4, 8, or 12 positions. The sign select logic can force the Z input (see Figure 2) into the data output positions as selected by the shift type and the sign select scale factor. In this manner the function select (see Table 1) can be implemented to perform all the functions listed such as arithmetic shift right and left, rotate right and left, 2's complement right and left, sign extend, and output disable.

FIGURE 2 - FUNCTIONAL BLOCK DIAGRAM





MC10808 INPUT/OUTPUT SIGNALS

Pin Designation/Name	Function
Z/Sign Bit	The sign bit is used to specify the sign during an arithmetic shift or sign extend operation. The sign bit is usually connected to the most signficiant bit of the data word.
ST0, ST1, ST2/Shift Type Select	A description of the shift type select is described in Table 1.
SF0-SF3/Scale Factor Select	The truth tables for the scale factor versus various shift types are described in Tables 2 through 9.
100 – I15/Input Data	There are 16 input data lines for shifting to the output.
Ø00 – Ø15/Output Data	There are 16 output data lines that contain the shifted data from the inputs.

FUNCTIONAL DESCRIPTION

Tables 1 through 9 describe the logical operation of the Programmable Multi-Bit Shifter (PMS) along with the block diagram in Figure 2. There are eight different shift types that may be selected as shown in Table 1. The following is a description of the various shift types. All truth tables are expressed in negative logic with VOL being a logic 1 and VOH a logic 0.

ALS-Arithmetic Shift Left

As shown in Table 2, the input data is shifted to the left with the vacated bit positions filled with the logic level existing at the sign bit input. The sign bit input is connected to either VOL or VOH depending if the system uses positive or negative logic.

ARS-Arithmetic Shift Right

As shown in Table 3, the input data is shifted to the right with the vacated bit positions filled with the sign bit for arithmetic shifting. For logic shifting, the sign bit input is connected to either VOL or VOH depending if the system uses positive or negative logic.

RLT-Rotate LefT

As shown in Table 4, the input data is rotated to the left as specified by the binary number specified by the scale factor

RRT-Rotate RighT

This function is very useful in building shifter arrays requiring 16, 32, 64, 128, and 256 bits. As shown in Table 5, the input data is rotated to the right a number of positions as specified by the scale factor.

SRC-Shift Right Using 2's Complement

This function is very useful in shifter arrays having a one package delay that requires a shift left operation. One example is shown in Figure 4, a 32-bit shift/rotate array. Table 6 shows the truth table for the SRC function with the inputs shifted to the right as selected by the 2's complement of the scale factor. Negative logic 1s fill the vacated positions.

SLC-Shift Left Using 2's Complement

This function is very useful in implementing shifter arrays (one package delay) requiring a shift right operation. The SLC function is used to extend the number of bits to any number larger than 16 bits when performing an arithmetic or logic shift right. The SLC function can also be used in shifter arrays for performing the shift left operaton where the scale factor is in 2's complement notation. Table 7 shows the truth table for the SLC function. Note that logic 1s fill the vacated positions.

ODA-Output DisAble

This function is used to disable the outputs to a negative logic 1 as shown in Table 8.

SBO-Sign Bit is placed at all Outputs

This function places the sign bit at all the outputs regardless of the scale factor, as shown in Table 9. It is very useful in extending the sign in shifter arrays when performing an arithmetic shift right.



TABLE 1. SHIFT TYPE SELECT DESCRIPTION (NEGATIVE LOGIC)

SI	nift Ty	рe		
ST2	ST1	ST0	Symbol	Description
0	0	0	SBO	Sign Bit is placed at all Outputs. The Ø15 through Ø00 are filled with the sign bit for use in arithmetic shifting.
0	0	1	ODA	Output DisAble. The @15 through @00 outputs are forced to logic 1s, so that the device can be wire-ANDed to other device outputs.
0	1	0	SLC	Shift Left using 2's Complement. The 115-100 inputs are shifted to the left at the Ø15-Ø00 outputs as selected by the 2's complement of the scale factor inputs SF3-SF0. The vacated bit positions are filled with negative logic 1s.
0	1	1	SRC	Shift Right using 2's Complement. The $115-100$ inputs are shifted to the right at the $015-000$ outputs as selected by the 2's complement of the scale factor inputs SF3-SF0. The vacated bit positions are filled with negative logic 1s.
1	0	0	RRT	Rotate RighT. The I15-I00 inputs are rotated to the right at the Ø15-Ø00 outputs as selected by the binary number specified by the scale factor inputs.
1	0	1	RLT	Rotate LefT. The I15-100 inputs are rotated to the left at the Ø15-Ø00 outputs as selected by the binary number specified by the scale factor inputs.
1	1	0	ARS	Arithmetic Shift Right. The $115-100$ inputs are shifted to the right at the $015-000$ outputs as selected by the binary number specified by the scale factor inputs. The vacated bit positions are filled with the sign bit.
1	1	1	ALS	Arithmetic Shift Left. The I15–I00 inputs are shifted to the left at the $015-000$ outputs as selected by the binary number specified by the scale factor inputs. The vacated bit positions are filled with the sign bit.

TABLE 2. OUTPUT TRUTH TABLE FOR ARITHMETIC SHIFT LEFT (ST2 = 1, ST1 = 1, ST0 = 1)

	Scale	Factor									Ou	tput							
SF3	SF2	SF1	SF0	Ø15	Ø14	Ø 13	Ø12	Ø11	Ø10	Ø09	Ø08	Ø07	Ø06	Ø 05	Ø04	Ø 03	Ø02	Ø01	Ø00
0	0	0	0	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100
0	0	0	1	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100	z
0	0	1	0	113	112	111	110	109	108	107	106	105	104	103	102	101	100	Z	Z
0	0	1	1	112	111	110	109	108	107	106	105	104	103	102	101	100	Z	Z	Z
0	1	0	0	111	110	109	108	107	106	105	104	103	102	101	100	Z	Z	Z	Z
0	1	0	1	110	109	108	107	106	105	104	103	102	101	100	Z	Z	Z	Z	Z
0	1	1	0	109	108	107	106	105	104	103	102	101	100	Z	Z	Z	Z	Z	z
0	1	1	1	108	107	106	105	104	103	102	101	100	Z	Z	Z	Z	Z	Z	z
1	0	0	0	107	106	105	104	103	102	101	100	Z	Z	Z	Z	Z	Z	Z	z
1	0	0	1	106	105	104	103	102	101	100	Z	Z	Z	Z	Z	Z	Z	Z	Z
1	0	1	0	105	104	103	102	101	100	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z
1	0	1	1	104	103	102	101	100	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z
1	1	0	0	103	102	101	100	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	z
1	1	0	1	102	101	100	Z	Z	Z	Z	Z	Z	Z	Z	Ζ	Z	Z	Z	Z
1	1	1	0	101	100	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	z	Z
1	1	1	1	100	Z	Z	Z	Z	Z	Z	Z	Z	z	Z	Z	Z	Z	z	Z



TABLE 3. OUTPUT TRUTH TABLE FOR ARITHMETIC SHIFT RIGHT (ST2 = 1, ST1 = 1, ST0 = 0)

											Out								
	Scale I	Factor																404	200
SF3	SF2	SF1	SF0	Ø15	Ø14	Ø13	Ø12	Ø11	Ø10	Ø09	Ø08	Ø07	Ø06	Ø05	Ø04	Ø03	Ø02	Ø01	Ø00
0	0	0	0	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100
0	0	0	1	Z	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101
0	0	1	0	Z	Z	115	114	113	112	111	110	109	108	107	106	105	104	103	102
0	0	1	1	Z	Z	Z	115	114	113	112	111	110	109	108	107	106	105	104	103
0	1	0	0	Z	Z	Z	Z	115	114	113	112	111	110	109	108	107	106	105	104
0	1	0	1	z	Z	Z	Z	Z	115	114	113	112	111	110	109	108	107	106	105
0	1	1	0	Z	Z	Z	Z	Z	Z	115	114	113	112	111	110	109	108	107	106
0	1	1	1	Z	Z	Z	Z	Z	Z	Z	115	114	113	112	111	110	109	108	107
1	0	0	0	Z	Z	Z	Z	Z	Z	Z	Z	115	114	113	112	111	110	109	108
1	0	0	1	z	Z	Z	Z	Z	Z	Z	Z	Z	115	114	113	112	111	110	109
1	0	1	0	Z	z	Z	Z	Z	Z	Z	Z	Z	Z	115	114	113	112	111	110
1	0	1	1	Z	Z	Z	Z	z	Z	Z	Z	Z	Z	Z	115	114	113	112	111
1	1	0	0	z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	115	114	113	112
1	1	0	1	z	Z	Z	Z	z	Z	Z	Z	Z	Z	Z	Z	Z	115	114	113
1	1	1	0	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	115	114
1	1	1	1	z	Z	z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	115

TABLE 4. OUTPUT TRUTH TABLE FOR LEFT ROTATE (ST2 = 1, ST1 = 0, ST0 = 1)

			IA	BLE 4.	0011	01 11													
	Scale I	Factor									Out	put							
SF3	SF2	SF1	SF0	Ø15	Ø14	Ø13	Ø12	Ø11	Ø10	Ø09	Ø08	Ø07	Ø06	Ø05	Ø04	Ø03	Ø02	Ø01	Ø00
0	0	0	0	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100
0	0	0	1	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100	115
	0	1	0	113	112	111	110	109	108	107	106	105	104	103	102	101	100	115	114
0		1	1	112	111	110	109	108	107	106	105	104	103	102	101	100	115	114	113
0	0	-	0	111	110	109	108	107	106	105	104	103	102	101	100	115	114	113	112
0	1	0	1	110	109	108	107	106	105	104	103	102	101	100	115	114	113	112	111
0	1	0	<u> </u>	 			106	105	104	103	102	101	100	115	114	113	112	111	110
0	1	1	0	109	108	107			+	103	101	100	115	114	113	112	111	110	109
0	1	1	1	108	107	106	105	104	103					113	112	111	110	109	108
1	0	0	0	107	106	105	104	103	102	101	100	115	114					108	107
1	0	0	1	106	105	104	103	102	101	100	115	114	113	112	111	110	109		
1	0	1	0	105	104	103	102	101	100	115	114	113	112	111	110	109	108	107	106
1	0	1	1	104	103	102	101	100	115	114	113	112	111	110	109	108	107	106	105
1	1	0	0	103	102	101	100	115	114	113	112	111	110	109	108	107	106	105	104
1	1	0	1	102	101	100	115	114	113	112	111	110	109	108	107	106	105	104	103
1	+ ;	1	0	101	100	115	114	113	112	111	110	109	108	107	106	105	104	103	102
<u> </u>	+	+-	+ 1	100	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101
L'	1		1 '	1 100	1113	1 14	1.75		1			ــــــ	l	1					

TABLE 5. OUTPUT TRUTH TABLE FOR RIGHT ROTATE (ST2 = 1, ST1 = 0, ST0 = 0)

	Scale I	Factor									Out	put							
SF3	SF2	SF1	SF0	Ø15	Ø14	Ø13	Ø12	Ø11	Ø10	Ø09	Ø08	Ø07	Ø06	Ø05	Ø04	Ø03	Ø02	Ø01	Ø00
0	0	0	0	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100
0	0	0	1	100	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101
0	0	1	0	101	100	115	114	113	112	111	110	109	108	107	106	105	104	103	102
0	0	1	1	102	101	100	115	114	113	112	111	110	109	108	107	106	105	104	103
0	1	0	0	103	102	101	100	115	114	113	112	111	110	109	108	107	106	105	104
0	1	0	1	104	103	102	101	100	115	114	113	112	111	110	109	108	107	106	105
0	1	1	0	105	104	103	102	101	100	115	114	113	112	111	110	109	108	107	106
0	1	1	1	106	105	104	103	102	101	100	115	114	113	112	111	110	109	108	107
1	0	0	0	107	106	105	104	103	102	101	100	115	114	113	112	111	110	109	108
1	0	0	1	108	107	106	105	104	103	102	101	100	115	114	113	112	111	110	109
1	0	1	0	109	108	107	106	105	104	103	102	101	100	115	114	113	112	111	110
1	0	1	1	110	109	108	107	106	105	104	103	102	101	100	115	114	113	112	111
1	1	0	0	111	110	109	108	107	106	105	104	103	102	101	100	115	114	113	112
1	1	0	1	112	111	110	109	108	107	106	105	104	103	102	101	100	115	114	113
1	1	1	0	113	112	111	110	109	108	107	106	105	104	103	102	101	100	115	114
1	1	1	1	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100	115
<u> </u>	L	L	L	Ш	L	Ь	L	L	1	Ь	1	1			<u> </u>		-		



TABLE 6. OUTPUT TRUTH TABLE FOR SHIFT RIGHT, 2'S COMPLEMENT (ST2 = 0, ST1 = 1, ST0 = 1)

	Scale	Factor									Ou	tput							
SF3	SF2	SF1	SF0	Ø15	Ø14	Ø 13	Ø 12	Ø11	Ø10	Ø 09	Ø08	Ø07	Ø06	Ø05	Ø04	Ø03	Ø02	Ø01	Ø00
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	115
0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	115	114
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	115	114	113
0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	115	114		
0	1	0	1	1	1	1	1	1	1	1	1	1	<u> </u>	1	115	114	113	113	112
0	1	1	0	1	1	1	1	1	1	1	1	1	1	115				112	111
0	1	1	1	1	1	1	1	1	1	1	-	1			114	113	112	111	110
1	0	0	0	1	1	1	1	1	1	-	1	<u> </u>	115	114	113	112	111	110	109
1	0	0	1	1	1		-	1				115	114	113	112	111	110	109	108
1	0	1	0	,				<u>'</u>	1	1	115	114	113	112	111	110	109	108	107
1				'	1	1	1	1	1	115	114	113	112	111	110	109	108	107	106
	0	1	1	1	1	1	1	1	115	114	113	112	111	110	109	108	107	106	105
_1	1	0	0	1	1	1	1	115	114	113	112	111	110	109	108	107	106	105	104
_1	1	Ü	1	1	1	1	115	114	113	112	111	110	109	108	107	106	105	104	103
1	1	1	0	1	1	115	114	113	112	111	110	109	108	107	106	105	104	103	102
1	1	1	1	1	115	114	113	112	111	110	109	108	107	106	105	104	103	102	102

TABLE 7. OUTPUT TRUTH TABLE FOR SHIFT LEFT, 2'S COMPLEMENT (ST2 = 0, ST1 = 1, ST0 - 0)

	Scale	Factor									Qu	tput							
SF3	SF2	SF1	SF0	Ø15	Ø14	Ø13	Ø12	Ø11	Ø10	Ø 09	Ø08	Ø07	Ø 06	Ø05	Ø04	Ø03	Ø02	Ø01	Ø00
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	100	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	0	101	100	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	1	102	101	100	1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	0	0	103	102	101	100	1	1	1	1	1	1	1	1	1	1	1	1
0	1	0	1	104	103	102	101	100	1	1	1	1	1	1	1	1	1	1	1
0	1	1	0	105	104	103	102	101	100	1	1	1	1	1	1	1	1	1	1
0	1	1	1	106	105	104	103	102	101	100	1	1	1	1	1	1	1	1	1
1	0	0	0	107	106	105	104	103	102	101	100	1	1	1	1	1	1	1	1
1	0	0	1	108	107	106	105	104	103	102	101	100	1	1	1	1	1	1	1
1	0	1	0	109	108	107	106	105	104	103	102	101	100	1	1	-	1	1	1
1	0	1	1	110	109	108	107	106	105	104	103	102	101	100	1	1	1	1	1
1	1	0	0	111	110	109	108	107	106	105	104	103	102	101	100	1	1	1	1
1	1	0	1	112	111	110	109	108	107	106	105	104	103	102	101	100	1	1	1
1	1	1	0	113	112	111	110	109	108	107	106	105	104	103	102	100	100	1	1
1	1	1	1	114	113	112	111	110	109	108	107	106	105	104	103	102	100	100	

TABLE 8. OUTPUT TRUTH TABLE FOR OUTPUT DISABLE (ODA) (ST2 = 0, ST1 = 0, ST0 = 1)

	Scale	Factor									Out	put							
SF3	SF2	SF1	SF0	Ø15	Ø14	Ø13	Ø12	Ø11	Ø10	Ø09	Ø08	Ø07	Ø06	. 005	Ø04	Ø03	Ø02	Ø01	Ø00
×	×	Х	Х	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	400
						L			L		<u> </u>			_ '			' '	' '	1 1 1

X = Don't Care

TABLE 9. OUTPUT TRUTH TABLE FOR SIGN BIT PLACED AT ALL OUTPUTS (SBO) (ST2 = 0, ST1 = 0, ST0 = 0)

SF3 SF2 SF1 SF0 015 014 013 012 011 010 000 000 000 000						
SF3 SF2 SF1 SF0 015 014 013 012 011 010 009 008 007 006 005	Ø04	204	Ø 03	Ø02	Ø01	Ø00
X X X X Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	Z	7	Z	7	Z	7



APPLICATION INFORMATION

Table 10 shows a function select that can be used in building shift/rotate arrays with only two select lines labeled X and Y. The important functions that are normally required in a shifter are included such as Rotate Right, Logic and Arithmetic Right, and Logic Left. A rotate left can be obtained by using the rotate right command and changing the scale factor select lines to the 2's complement of binary number to be rotated. A rotate left command could be added to Table 10; however, three function select lines would be required.

Figures 3 through 7 show some examples of implementing shift arrays using the selected commands shown in Table 10. These examples are actually applicable to positive logic systems even though the drawings are shown using negative logic. The reason is that negative logic 1s (VOH) are shifted into the vacated bit positions for logic shift right and left which is the correct format for positive logic systems.

Two different shifter arrays can be built to satisfy the selected commands shown in Table 10. Figures 3, 4, 5, and 6a show the design for implementing a 16-, 32-, 48-, and 64-bit shift/rotate array with only one package delay. The truth table and equations for designing a 64-bit shift/rotate array are shown in Figure 6b. Other bit configurations can be designed using these techniques. Any bit configuration could be designed by adjusting the scale factor inputs on certain devices in the array during rotate and shift left commands.

The secret to the design of the shift/rotate array with one package delay is the wire "ANDing" of the common bit outputs and the 2's complement shift left and right operations.

The other shifter array requires two package delays from data-in to data-out. Figure 7 is an example of a 64-bit shift/rotate with two package delays. Note that only three additional gates are required along with only ten of the shifter devices to complete the design. The top array, devices (1) through (6), shifts the input data right or left, or right rotates the data 0, 1, 2, or 3 positions as defined by the two least significant scale factor inputs, S0 and S1. The bottom array, devices (7) through (10), completes the shift array by the unique interconnections of the outputs of devices (1) through (6) to inputs of devices (7) through (10). The four upper scale factor inputs, S2 through S5, select the shifting of the input data in multiples of four positions at a time. The interconnection and design of the shifting array for devices (1) through (10) is unique to the shift function (X and Y) code shown in Table 10. The result is a highly flexible design that can be implemented with many variations in shift functions. Using the same techniques shown in Figure 7, a 128-bit shift/rotate array with two package delays could be built with twenty-four MC10808s or a 256-bit shift/rotate array which would require sixty-three MC10808s and only one additional gate package.


TABLE 10. FUNCTION SELECT DESCRIPTION THAT CAN BE USED WITH VARIOUS SHIFT/ROTATE ARRAYS

	ction ect		
Υ	×	Symbol	Description
0	0	RRS	Rotate Right Shift. The input data is rotated to the right at the outputs as selected by the binary number specified by the scale factor inputs.
0	1	LSR	Logic Shift Right. The input data is shifted to the right at the outputs as selected by the binary number specified by the scale factor inputs. The vacated bit positions are filled with logic 1s (negative logic).
1	0	ASR	Arithmetic Shift Right. The input data is shifted to the right at the outputs as selected by the binary number specified by the scale factor inputs. The vacated bit positions are filled with the sign bit.
1	1	LSL	Logic Shift Left. The input data is shifted to the left at the outputs as selected by the binary number specified by the scale factor inputs. The vacated bit positions are filled with logic 1s (negative logic).

NOTE: The function select shown above is used in the shift/rotate arrays shown in Figures 3 through 7.





FIGURE 3 - 16-BIT SHIFT/ROTATE ARRAY



Negative logic is used.











FIGURE 6b. TRUTH TABLE FOR 64-BIT SHIFTER (See Figure 6a)

Shift Select Fr. (See Table 10) Mnemonic Y X SS MRS 0 0 0 0 0 ARS 1 0 0 0 0 LLS 1 1 0 0 0 LRS 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Factor Bits		Ċ	i																				
able 10)	Bits		250	Sign Bit				_											_					
× 0 0 0		٥	Devices 4, 7, 10, 13	4, 7, 10	7,13	Devic	Devices 1, 2, 3, 4	3,4	Dev	Device 8		Devices 5, 6, 7	5.6.7	<u>ة</u> 	Devices 11, 12	1.12	Oev	Devices 9 10		Device	Devices 14 15 16	91	Č	Domina 13
0 0 0	22	24	72	210	213	ST2	ST1	STO	ST2 S	ST1 S	STO S	ST2 ST1	1 STO	0	CT1	CTO	CTO	CT1	-	2	2 1	+	Devi	2 3
0 0	0	-	-	-	-	-	-	+-	+-	+	+	+-	+-	ᆚ	+-	2	210	+	+	+	_†	5	, l	211
- 0 0	0	1063	- 1	1	1	-	-	C	+	+	+			+					- .	5 6	5 0	5 .	+	
0 0	0	-	-	-	-	-	-	-	+	+	+		+			-	0	5 0	- -	5 0	-	o	+	0
0	0	-	-	Ŀ	-	-	-	0	+	+	+	+	+			-		5 6	-	5 0	-	_	+	0
	-	-	-	-	-	0	0		+	+	+				> -		0	5 .	-	5 0	0 0	0	+	
ARS 1 0 0	-	1D63	3 1063	1	ı	0	0	+	-	+	+	-			- -		>	- -			0	5	+	0 0
LLS 1 1 0	-	-	-	-	-	0	c	+	+	+	+	- 0	+		٠,	٠,		-	0	5	5 .	5	+	_
LRS 0 1 0	-	-	-	-	-	c			+	+	-	+	+		-	-	0	0	5	-	-	-	0	0
RRS 0 0 1	c	ŀ	-	-	-	,		+	+	+	+	+	+	>	5	0	0	-	0	0	0	0	0	0
ABS 1 0 1		1062		. 00			,	+	+	+	+	+	4	-	-	0	-	-	0	0	-	0	0	0
		3,	_	-	1			+	+		0	0	0	0	0	0	-	-	0	0	0	0	0	0
\dagger	-	-	-	-		0	0	-	0	-	_	0 0	0	-	-	-	0	0	0	0	0	-	0	0
+	0	-	-	-	-	0	0	0		0	0	0 0	0	0	0	0	-	-	0	c	0			
RRS 0 0 1	-	-	-	-	-	0	-	0	0	0	0	0	0	0	c	c	c	c	,	, -	+	,	, -	,
ARS 1 0 1	-	1D63	1063	1063	1063	0	0	0	0	0	0	0			c	,		,	,	- 0	+	,	-)
LLS 1 1 1	-	-	-	ŀ	-	c		+	+	+	+	+	+				5	5	5	5	+	0	-	0
, , ,	-	-		1	1	,	,	+	+	-	1			>	э	-	0	0	0	 0	0	_	0	0
	-	-	-	_	-	0	0	 o	 	 0	0	0	0	0	0	0	0	0	0	0	0	0	-	0

Devices 1, 2, 3, 4 $\begin{cases} STO_1 = X \cdot Y \\ ST1_1 = (S\overline{SS+S4}) + ST2_{14} \cdot S5 \\ ST2_1 = (S\overline{4+S4}) \end{cases}$	(ST1 ₁₃ = S5 · (\overline{XY}) Device 13 $ST2_{13} = ST1_{13} \cdot S4$ $ST0_{10} = SE$	$(ST19 = (SE \oplus S4) \cdot \overline{XY})$ Devices 9 10 (ST20 = ST10 SE	$(STO_{g} = \overline{SB} \cdot \overline{ST})$ Devices 5, 6, 7 $(ST1_{g} = \overline{SB} \cdot (\overline{X} \cdot \overline{Y}))$	
$- = Don't Care$ $2_4 = 1D63 + \left[\overline{X} + (\overline{X} + \overline{Y}) \right]$ $2_7 = 2_4$ $2_{10} = 2_4$	$13 = Z_4$ $(STO_8 = X \cdot Y)$	Device 8 $ST1_8 = S5 \cdot (X \cdot Y) + \overline{S5} \cdot (\overline{X + Y})$ $ST2_8 = ST1_8 \cdot S4$	$\begin{cases} ST0_{11} = X \cdot Y \\ ST1_{11} = (S5 \oplus S4) \cdot (\overline{X \oplus Y}) \end{cases}$ Devices 11, 12 $\begin{cases} ST1_{11} = (S5 \oplus S4) \cdot (\overline{X \oplus Y}) \\ ST2_{11} = ST1_{11} \cdot S5 \end{cases}$	Devices 14, 15, 16 $\begin{cases} ST0_{14} = X \cdot Y \\ ST1_{14} = \overline{S5} \cdot (X \cdot Y) + S5 \cdot (\overline{X} + \overline{Y}) \\ ST2_{14} = ST1_{14} \cdot S4 \end{cases}$




FIGURE 7 - 64-BIT SHIFT/ROTATE ARRAY



NOTE 1. The outputs of devices: \bigcirc through \bigcirc are connected to devices: \bigcirc through \bigcirc in the same manner as shown for connecting the outputs of device: \bigcirc







RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	Unit
Supply Voltage	VEE	-4.68 to -5.72	Vdc
$(V_{CC} = 0 \text{ Voits})$			
Operating Temperature	τA	-30 to +85	ပ
(Functional)			
Output Drive	_	50 Ω to $-2.0~\text{Vdc}$	١
			l

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 linear form is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		VEE	-5.2	-5.2	-5.2	
TEST VOLTAGE VALUES	ts	VILAmax	-1.500	-1.475	-1.440	
ST VOLTA	Volts	VIHAmin	-1.205	-1.105	-1.035	
TE		VILmin	-1.890	-1.850	-1.825	
		VIHmax	-0.890	-0.810	-0.700	
	@ Test	Temperature	-30 ₀ C	+25°C	+85°C	

														_		
		Pin			MC1	0808 T	MC10808 TEST LIMITS	ITS								
		Under	−30°C	201		+25°C			2°28+		VOLTA	GE APPLIE	D TO PINS	VOLTAGE APPLIED TO PINS LISTED BELOW	LOW	>
Characteristic	Symbol	Test	Min	Max	Rin	Typ	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VIHAmin VILAmax	VEE	ָ פֿ
Power Supply Drain Current	3	1,24	ı	-	ı	278	348	-	1	mAdc		ı	-	_	1,24	
Input Current	Hui-	22	-	ı		1	330	ı	ı	μAdc	22	-	i	ŀ	1,24	7,7
		7	1	ı	ı	í	390	1	ı		2	ı	ı	1	_	17
		4	ı	ı	1		435	ı	ı		44	1	1	ı	_	
	linL	4	ı	ı	0.5	1	ı	ı	1	-	-	44	t	1	_	
Logic "0"	νОН	9	-1.060	-1.060 -0.890 -0.960	-0.960	1	-0.810	-0.810 -0.890 -0.700	-0.700	Vdc	44,45,	ı	ı	1	1,24	7,
Output Voltage											46,47					17,
Logic "1"	VOL	9	- 1.890	-1.890 -1.675 -1.850	-1.850	1	-1.650 -1.825 -1.615	-1.825	-1.615	Vdc	45,46,	44	ı	1	1,24	7,
Output Voltage											47					=
Logic "0"	VОНА	9	-1.080	1	-0.980	ı	ı	-0.910	1	Vdc	44,46,	1	45	1	1,24	. '
Threshold Voltage											47					-
Logic "1"	VOLA	9	-	-1.655	ı	ļ	-1.630	ı	-1.595	Vdc	45,46,	1	1	44	1,24	7,
Threshold Voltage											47					17

7,36 7,36 112, 7,36 7,36 7,36 7,36 7,36 7,36




PROPAGATION DELAY TIMES

(Nanoseconds at 0 to 70°C to Data Outputs (Ø15 – Ø00)


	Тур
Data Inputs, 115-100	6
Sign Bit, Z	6
Scale Factor, SF0-SF3	12
Shift Type, ST0-ST2	12


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

PROPAGATION DELAYS











PACKAGE DIMENSIONS



'	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	31.24	32.26	1.230	1.270
В	12.70	13.72	0.500	0.540
C	4.57	5.59	0.180	0.220
D	0.38	0.53	0.015	0.021
F	1.14	1.40	0.045	0.055
G	1.27	BSC	0.050	BSC
Н	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.54	3.30	0.100	0.130
L	15.24	BSC	0.600	BSC
M	-	70	-	70
N	0.51	1.52	0.020	0.060
P	20.32	BSC	0.800	BSC

Case 725-01



A socket for the QUIL package is available from ELECTRONIC MOLDING CORPORATION. (Part number 7178-295-5)

QUIL is a trademark of Motorola Inc.





MC10318

Advance Specifications and Applications Information

HIGH SPEED 8-BIT DIGITAL-TO-ANALOG CONVERTER

The MC10318 is a high speed 8-bit D/A converter capable of data conversion rates in excess of 25 MHz. It is intended for applications in high speed instrumentation and communication equipment, display processing, storage oscilloscopes, radar processing, and TV broadcast systems. The inputs are compatible with MECL 10,000 series logic, while the complementary current outputs have 51 mA full scale capability. 8-bit accurate (\pm 1/2 LSB) and monotonic over the full temperature range, the outputs typically settle in less than 10 ns.

- FAST! Settling Time 10 ns Typ
- 8-Bit Accuracy (±0.19%)
- Inputs MECL 10,000 Compatible
- Complementary Current Outputs
- Output Compliance: -1.3 V to +2.5 V
- Standard: -5.2 V Supply
- Standard 16 Pin Ceramic Package
- Low Dissipation Typically Less Than 500 mW
- Low Cost

TYPICAL MC10318 TO MC10800 PROCESSOR INTERFACE Timing and Control Address Bus Buffer/Filter Holding Register Reg Clk Address and Timing Decode


HIGH SPEED 8-BIT DIGITAL-TO-ANALOG CONVERTER

SILICON MONOLITHIC INTEGRATED CIRCUIT



L SUFFIX CERAMIC PACKAGE CASE 620

PIN CONNECTIONS



This is advance information and specifications are subject to change without notice.

©MOTOROLA INC . 1978

ADI-510

MAXIMUM RATINGS ($T_A = +25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	VEE	-6.0 to +0.5	Vdc
Digital Input Voltage	Vı	0 to V _{EE}	Vdc
Applied Output Voltage	v _o	+5.0	Vdc
Reference Current	I _{ref} (12)	5.0	mA
Reference Amplifier Input Range	V _{ref}	+0.5 to VEE	Vdc
Reference Amplifier Differential Inputs	V _{ref} (D)	± 5.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Junction Temperature Ceramic Package	TJ	+175	°C

CHARACTERISTICS

These specifications apply for VEE = -5.2 V, IFS = 51 mA, TA = 0° C to $+70^{\circ}$ C after thermal equilibrium is reached.

© Test Temperature 0°C 25°C 70°C

	TEST VOL	TAGE VALU	ES (Note 1)	
		Volts		
V _{IH} max	VILmin	VIHAmin	V _{ILA} max	VEE
-0.845	-1.868	-1.151	-1.516	-5.2
-0.810	-1.850	-1.105	-1.505	-5.2
-0.727	-1.830	-1.052	-1.480	-5.2

Characteristics	Symbol	Min	Тур	Max	Unit
Power Supply Voltage Range	VEE	-5.46	-5.2	-4.94	V
Power Supply Current (Pins 1 thru 8 Open, IFS = 51 mA)	IEE		90	130	mA
Monotonicity	-	8.0	8.0	-	Bits
Nonlinearity	-	-	-	± 0.19	% FS
Settling Time to 1/2 LSB (All Bits Switched On or Off, T _A = 25°C, Note 3)	ts	_	10	-	ns
Full Scale Output Temperature Drift	TCIFS	_	± 50	± 150	ppm/ ⁰ C
Full Scale Current – Figure 1 (R3, R4 = 3.300 k Ω , V _{ref} = 10.560 V, Note 2)	^I FS	46.000	51	56.000	mA
Zero Scale Current (Note 2)	¹ zs	_	5.0	50	μΑ
Full Scale Symmetry (IFS15 - IFS14, Note 2)	IFSS	_	15	100	μΑ
Output Voltage Compliance (Full Scale Current Change < 1/2 LSB, Note 2)	Voc	-1.3	-	2.5	V
Power Supply Sensitivity (of Full Scale Current) (VFF = -4.94 V to -5.46 V)	PSSIFS	-	± 0.002	± 0.02	%/%
Reference Bias Current, Pin 10 (I _{ref} = 3.2 mA)	110	-	6.0	15	μА
Propagation Delay 50% to 50% (All Bits Switched Low to High, High to Low)	tp	_	3.0		ns

NOTES: 1. Logic input levels are compatible with MECL 10,000 logic series.

- 2. Output characteristics apply to both pins 14 and 15, lout and lout-
- 3. See comments on construction and evaluation techniques in Figure 2 and text.

THERMAL INFORMATION

The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature, can be found from the equation:

$$\mathsf{P}_{\mathsf{D}(\mathsf{T}_{\mathsf{A}})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{max})} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\theta} \mathsf{J}_{\mathsf{A}}(\mathsf{T}_{\mathsf{V}\mathsf{P}})}$$

Where: $P_D(T_A) = Power Dissipation allowable at a given operating ambient temperature. This must be greater than$

the sum of the products of the supply voltages and supply currents at the worst case operating condition.

T_{J(max)} - Maximum Operating Junction Temperature as listed in the Maximum Ratings Section

TA = Maximum Desired Operating Ambient
Temperature

 $R_{\theta JA}(Typ) = Typical Thermal Resistance Junction to Ambient$



FIGURE 1 - FULL SCALE CURRENT TEST CIRCUIT






Figure 2 – Typical connections for 50 Ω transmission line



NOTE: Line impedances and termination impedance must be homogeneous 50.00 Ω . Any deviation will cause reflections which will seriously affect settling time. Optimum performance cannot be realized with sockets, Good 1.0 GHz microstripline techniques must be used.



FIGURE 3 -- TYPICAL CONNECTIONS FOR 75 Ω TRANSMISSION LINE AND TTL-COMPATIBLE INPUTS



NOTE: See caution on line and termination impedance in Figure 2 and text.

APPLICATION INFORMATION

Functional Test Circuit Construction

Test circuits used to evaluate this device or circuit designs used in actual practical situations must employ good 1.0 GHz RF microstripline practices if optimum performance is to be achieved from this device. Both line and termination impedances must be matched to within $\pm 0.19\%$ to minimize reflections which will appear as increased settling time. The use of sockets for initial evaluation is not recommended if specified settling time is to be obtained.

Applications information can be obtained by contacting:

Application Engineering (602) 244-3021

If desired, test circuit artwork and board specifications will be supplied by contacting:

Linear Interface Marketing (602) 962-2294

Successive Approximation A/D Converter


The circuit shown in Figure 4 uses the MC10318 in a successive approximation analog-to-digital converter. The circuit as shown will operate at a clock frequency above 30 MHz if proper attention is given to layout.


The full-scale voltage (VFS) for the circuit as shown is 10.20 V. This full-scale voltage may be changed by changing the 200 Ω resistor to a value given by:

$$R = \frac{VFS}{IFS} = \frac{VFS}{51 \text{ mA}}$$


However, at low values of VFS the resolution of the comparator must be considered to maintain a $\pm 1/2$ LSB accuracy.







OUTLINE DIMENSIONS



N.) T	ES	

- OTES

 1 LEADS WITHIN 0 13 mm (0.005) RADIUS

 0F THUE POSITION AT SEATING PLANE
 AT MAXIMUM MATERIAL CONDITION

 2 PKG INDEX NOTCH IN LEAD

 NOTCH IN CERAMIC OR INK DUT

 3 DIM "L" TO CENTER OF LEADS

 WHEN FORMED PARALLEL

1	WILLIA	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	19.05	19.81	0.750	0.780
В	6.22	6.98	0.245	0.275
C	4.06	5.08	0.160	0.200
D	0.38	0.51	0.015	0.020
F	1.40	1.65	0.055	0.065
G	2.54	BSC	0.100	BSC
н	0.51	1.14	0.020	0.045
J	0.20	0.30	0.008	0.012
K	3.18	4.07	0.125	0.160
L	7.37	7.87	0.290	0.310
M	-	15 ⁰	-	15 ⁰
N	0.51	1.02	0.020	0.040

CASE 620-02

Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



COMPONENTS FOR PHASE-LOCKED LOOP APPLICATIONS

Motorola offers the designer a choice of specially designed integrated circuits for performing phase-locked loop functions: phase detection, frequency division, filtering, and voltage-controlled signal generation. New MECL functions for phase-locked loop applications are now being characterized. In addition, supplementary circuits in TTL, CMOS, and linear technologies are available.

For convenience, the MECL functions characterized by data sheets included in this book are indicated by •. For detailed specifications of all other devices, please request a separate data sheet from your Motorola sales representative or authorized distributor.

The following functions are given in order of decreasing frequency within each category.

		Frequency	Power Dissipation mW	Ту	pe	(1)
Function	Family	MHz typ	typ/pkg	-55 to +125°C	0 to +75°C	Case (1)
COMBINATION FUNCTIONS						
Digital Mixer Translator	MECL	250	470	-	MC12000	632, 646
Analog Loop	MECL	50	170	MC12530	MC12030	620, 648
Frequency Synthesizer	CMOS	10.24	3mA*		MC145104 §	648
Frequency Synthesizer	CMOS	10.24	3mA*		MC145106 §	707
Frequency Synthesizer	CMOS	10.24	3mA*		MC145107 §	648
Frequency Synthesizer	CMOS	10.24	3mA*		MC145109§	648
Frequency Synthesizer	CMOS	10.24	3mA*	-	MC145112 §	707
Phase Comparator/Programmable Counters	CMOS	10	10 nA [†]	MC14568B+	MC14568B+	620, 648
Phase Comparators/VCO	CMOS	1.4	10 nA [†]	MC14046B+	MC14046B+	620, 648
Phase-Locked Loop	LINEAR	0.5	825		LM565C	646
OSCILLATORS						
Crystal Oscillator	MECL	2.0 to 20	210	MC12561	MC12061	620,648
Crystal Oscillator	MECL	0.1 to 2.0	175	MC12560	MC12060	620,648
Voltage-Controlled Oscillator	MECL	225	150	MC1648M	MC1648#	607, 632, 646
Voltage-Controlled Multivibrator	MECL	150	150	-	MC1658#	620, 648, 650
Dual Voltage-Controlled Multivibrator	MTTL	30	150	MC4324	MC4024	607, 632, 646
PHASE DETECTORS						
Digital			500		MC12040	607.632.646
Phase-Frequency Detector	MECL	70	520 85	MC12540 MC4344	MC4044	607, 632, 646
Phase-Frequency Detector	MTTL	8.0	85	10104344	10104044	007,032,040
Analog	MEGI	100	60	MC12502	MC12002#	632,646
Analog Mixer Double Balanced	MECL	100 10	575	MC1596	MC1496	603, 632, 646
Modulator/Demodulator	LINEAR	10	373	WIC 1390	10101430	003, 032, 040
CONTROL FUNCTIONS Counter Control Logic	MECL	25	T 150	MC12514	MC12014	620,648
Offset Control	MECL	25	35	MC12520	MC12020#	632,646
Offset Programmer	MECL	2.00	35	MC12521	MC12021#	620,648
PRESCALERS			1			
÷4 Counter	MECL	1100	322	-	MC1697	626
4 Counter	MECL	1100	322	-	MC1699#	620,650
Two-Modulus Prescaler (4.5/46)	MECL	500	350	-	MC12009	620, 648
Two-Modulus Prescaler (+8/+9)	MECL	550	350		MC12011	620, 648
(Mo-Modulus Frescalet (a O/ a A)	WILCE	350	330			
Two-Modulus Prescaler (<10/11)	MECL	600	350	MC12513	MC12013#	620, 648, 650
UHF Type D Prescaler (÷2)	MECL	500		-	MC1690#	620,650
Two-Modulus Prescaler (÷2, ÷5/6,						
÷10/11, ÷10/12)	MECL	200	500		MC12012	620,648
Dual Type D	LSTTL	45	20	SN54LS74	SN74LS74	717, 632, 646

Oplastic package available for commercial-temperature devices only.



^{*}Operating Supply Current @ 10.24 MHz

[†] Quiescent Current @ VDD = 10 V

⁺ For CMOS devices, add suffix for temperature range: A for -55 to + 125°C

 $⁵ T_A = -40 \text{ to } +85^{\circ}\text{C}$

C for -40 to +85°C

^{= 1&}lt;sub>A</sub> - -30 to +85°C

followed by package suffix.

PLL FUNCTIONS (continued)


(In order of decreasing frequency within each category.)

		Frequency	Power Dissipation mW	Ту	pe	
Function	Family	MHz typ	typ/pkg	-55 to +125°C	0 to +75°C	Case
COUNTERS						
Binary	MECL	325	750	_	MC1654#	620
Bi-Quinary (÷2, ÷5, ÷10)	MECL	325	750	-	MC1678#	620
Universal Hexadecimal (÷0-15)	MECL	150	625	MC10536	MC10136#	620, 648, 650
Universal Decade	MECL	150	625	MC10537	MC10137#	620, 648, 650
Bi-Quinary	MECL	150	370	MC10538	MC10138#	620, 648, 650
Binary	MECL	150	370	MC10578	MC10178#	620, 648, 650
Presettable Binary (÷2, ÷8)	LSTTL	60	60	SN54LS197	SN74LS197	717, 632, 646
Presettable Decade (÷2, ÷5)	LSTTL	60	60	SN54LS196	SN74LS196	717, 632, 646
Presettable Up/Down Decade	LSTTL	40	95	SN54LS192	SN74LS192	620, 648, 650
Presettable Up/Down Binary	LS TTL	40	95	SN54LS193	SN74LS193	620, 648, 650
Presettable Decade	LS TTL	35	95	SN54LS160	SN74LS160	
Presettable Binary	LS TTL	35	95	SN54LS161	SN74LS161	620, 648, 650
Presettable Decade	LS TTL	35	95	SN54LS162	SN74LS162	
Presettable Binary	LSTTL	35	95	SN54LS163	SN74LS163	620, 648, 650
Presettable Up/Down Decade	LS TTL	35	95	SN54LS190	SN74LS190	620, 648, 650
Presettable Up/Down Binary	LSTTL	35	95	SN54LS191	SN74LS191	620, 648, 650
Decade (÷2, ÷5)	LSTTL	32**	45	SN54LS90	SN74LS90	717, 632, 646
Binary (÷2, ÷8)	LS TTL	32**	45	SN54LS93	SN74LS93	717, 632, 646
Universal (÷2-12 except 7 and 11)	MTTL	30	200	MC4323	MC4023	607, 632, 646
Decade (÷2, ÷5, ÷10)	MTTL	20	160	MC5490A	MC7490A	607, 632, 646
Decade (÷10)	CMOS	12 ##	10 nA †	MC14017B ‡	MC14017B ‡	620, 648
Programmable ÷N Decade (÷0-9)	MTTL	10	250	MC4316	MC4016	620, 648, 650
Two Programmable ÷N (÷0-1, ÷0-4)	MTTL	10	250	MC4317	MC4017	620, 648, 650
Programmable ÷N Hexadecimal (÷0-15)	MTTL	10	250	MC4318	MC4018	620, 648, 650
Two Programmable ÷N (÷0-3, ÷0-3)	MTTL	10	250	MC4319	MC4019	620, 648, 650
Binary (÷2 ¹⁴)	CMOS	9 ##	10 nA †	MC14020B ‡	MC14020B ‡	
Binary (÷2 ¹²)	CMOS	9 ##	10 nA †	MC14040B ‡	MC14040B ‡	
Dual Programmable BCD/Binary Down	CMOS	8 ##	10 nA †	MC14569B ‡	MC14569B ‡	
BCD Up/Down	CMOS	6 ##	10 nA †	MC14510B ‡	MC14510B ‡	
Binary Up/Down	CMOS	6 ##	10 nA †	MC14516B ‡	MC14516B ‡	620, 648
Dual BCD Up	CMOS	6 ##	10 nA †	MC14518B ‡	MC14518B ‡	
Dual Binary Up	CMOS	6 ##	10 nA †	MC14520B ‡	MC14520B ‡	
Programmable ÷N BCD (÷0-9)	CMOS	5 ##	10 nA †	MC14522B ‡	MC14522B ‡	
Programmable ÷ Binary (÷0-15)	CMOS	5 ##	10 nA t	MC14526B ‡	MC14526B ‡	620, 648

 $^{{\}mathfrak O}_{\mathsf{Plastic}}$ package available for commercial-temperature devices only.

followed by package suffix

Package Styles



^{**} When using $\overline{CP_0}$ ## \overline{Q} VDD = 10 V

† Cuiescent Current \overline{Q} VDD = 10 V

‡ For CMOS devices, add suffix for temperature range. A for -55 to +125 \overline{Q} C, C for -40 to +85°C,

DIGITAL MIXER/TRANSLATOR

MECL Phase-Locked Loop Components

MC12000

DIGITAL MIXER/TRANSLATOR (D Flip-Flop w/Translator)

The MC12000 is intended for use as a digital mixer in phase-locked loop frequency synthesizers and other applications where a MECL "D" flip-flop with translators is required. Toggle frequency is typically 250 MHz. MTTL to MECL and MECL to MTTL translators are provided to facilitate interfacing with MECL or MTTL circuits.

The MC12000 is designed to operate from a single power supply of either +5.0 Vdc or -5.2 Vdc.






FIGURE 1 – LOGIC DIAGRAM





FIGURE 2 - TYPICAL DIGITAL MIXER



Note: All MECL outputs have 510-ohm internal pulldown resistors

Logic "0" Threshold Voltage

Logic "1" Threshold Voltage

Logic "1" Output Voltage

Power Supply Drain Current Input Current Characteristic

(Output Level to be measured after a clock pulse has been applied to the C input (pin 2)

Short Circuit Current

Z Z Z Z Z

12 12 13

ಪನವಠ 4

1,7 2,7 3,7

2) V_{IHmax}

20 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1		
İ	:-	ž :	

1SC	VOLA		VOL2		VOL1	∨он2		V _{OH1}	INL3	INL2	lINL1 (Leakage Current)	-INH3	INH2	Ž	E	Symbol								
6	10 11 12 13 13	121	4 6	12† 13†	10	6	12† 13†	4 5	98		3 2	9 8	5	32-	7	Test	Under	0						
-20			3 980	-	3.130	2.400	-	4.000	:							Min	0							
-65	-		0.500	-	3.370		-	4.160		-1.6			4.0			Max	0°C							
-20		- 5	4 020	-	3.150	2 400	-	4.040	3.8 2.0			3.8				Min						ì	i	
											!			:	85	Түр	+25°C	MC1			,	/		7
-65	₹ 00		0.500	-	3.380		-	4.190	4.0	-1.6	2.0 2.0	6.5	40	200		Max		MC12000					Y	
-20		- 8	4 000	-	3 170	2 400	4	4 100								M ₅	+7							
-65	₹ 30		0.500	-	3,410		-	4 280		-1.6			40			Max	+75°C					Temp	®	
mAdc	→ Vdc	-	Vdc	-		Vric	4	Vdc	-	mAde	#Adc	mAdc	-		mAdc	Unit			75°C	25 °C	0°C	Temperature	© Test	
9			00	-	ω	9	1 3		00 00	:		9 9		32-		VIHmax			+4.280	+4.190	+4.160	V _{IHmax}		
00			9	-	ω	00	- W		9 9			00 CC		۵.,		VILmin				-	+3 130	VILmin		
	- 3						,								+-	VIHAmin	IESI V		-3.955	+3 895		VIHAmin		
	3	- 3					,								1	VILAmax	TEST VOLTAGE/CORRENT APPLIED TO PINS LISTED BELOW		-3 550	-3.525	7	ViLAmax		TEST V
					υ					را ت						٧١٢	X X X		+0.5	+0.5		<u> </u>	Volts	TEST VOLTAGE/CURRENT VALUES
			T	-				GT.							ŀ	ЧΙ	APPLI			-	÷2.4	< Ī		E/CUF
				-							. :		IJ	: - 1		VIHH VR	ED TO		-5.0	+5.0	÷5.0	V _H A		RENT
																	SNIA		4.5	+4.5	4 5	Ϋ́R		VALU
		٠														VIHT VILT VCC	LISTE		-20	.20	÷2.0	VIHT VILT VCC		ES
	UT					I		I								<	8		÷0.8	+0.8	0.8			
			1													LT				0.6. 8	œ.	=		

| lol | loh | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 |

Æ

IL IOL IOH Gnd

Logic "0" Threshold Voltage

VOLA

-1.615

121 10 4 131 21 10

Logic "1" Threshold Voltage

VOHA

-1 020

-0.980

-4.700

-4.700

12 1 1 6 4 12 1 1 7 4

VOL2

Logic "0" Output Voltage

VOL1

-1.870

-1.635

-2.800 -1.850

-1.620

-2.800

6 3 7 7 6 4

Output Level to be measured after a clock pulse has been applied to the C input pin 2). V_{Hmax}

|--|

|--|

ower Supply Drain Current

Symbol

Min Max 0°C

Min

Max

MC12000 25°C Typ Max 90

Pin Under Test

						5	
-1830 -1045 TEST VOLT. VILmin VIHAmin V 2 2	<	<	<	TEST VOLTAGE/CURRENT APPLIED TO PINS VIHAmin VILAmax VIL VIH VIH VR	1645	TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW VIHAmin VILAmax VIL VIH VIHH VR VIHT VILT VEE 7 7	1.045
-1 145 -1 105 -1 05 -1 045 TEST VOLT.	-1.05 -1.475 -4 -1.045 -1.450 -4 TEST VOLTAGE/CURREN	-1145 -1496 -47 -28 -1105 -1475 -47 -28 -1045 -1450 -47 -28 TEST VOLTAGE/CURRENT APPLIE	1128 - 1430 - 47 - 28 - 00 - 47 - 1128 - 112	THAMM VIL Amax VIL VIH VIH VIH VIH VR VIHIT 1145 -1490 47 -28 00 -07 -32 -1105 -1475 47 -28 00 -07 -32 -1(45 -1495 47 -28 00 -07 -32 -1(45 -1490 -47 -28 00 -07 -32 TEST VOLTAGE/CURRENT APPLIED TO PINS LISTE	11400 47 78 000 07 32 44 1400 47 78 000 07 32 44 1405 47 78 000 07 32 44 1450 47 78 000 07 32 44	M VILAMA VIL VIH VIHH VR VIHT VIET VEE 1.1490 4.7 -2.8 10.0 -0.7 3.2 4.4 -5.2 1.1475 4.7 -2.8 10.0 -0.7 3.2 4.4 -5.2 1.1450 4.7 -2.8 10.0 -0.7 3.2 4.4 -5.2 VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW.	1.1430 47 28 00 07 32 44 52 25 1.1435 47 28 00 07 32 44 52 25 1.1435 47 28 00 07 32 44 52 25 1.1450 47 28 00 07 32 44 52 25 1.1450 47 28 00 07 32 24 52 25
	1475 -4 1.450 -4 GE/CURREN	1490 -47 -28 1475 -47 -28 1450 -47 -28 GE/CURRENT APPLIE	LAMBAX VIL VIH VIHH V	LAmax VIL VIH VIH VR VIHT 1471	LAMAX VIL VIH VIH VR VILT	E 52	EE L

INL1 (Leakage Current) INL2

-1.6

40

ಬ ಬ ಐ ಯ

200 200 200 40 6.5 6.5 20 20 20 20 20 40

VOH1

-1.000

-0.840


-0.810

3.8 2.0 -0.960

10 121 131

Toggle Frequency f _{tog} (See Figure 6)	(See Figure 5) thold"0"	Hold Time thold"1"	(See Figure 5) tsetup"0"	Setup Time tsetup"1"	t4-	t10-	-11 ¹	(See Figure 4) t ₁₂ -	Output Fall Time t13-	^t 4+	+01 ₁	t11+	(See Figure 4) t ₁₂₊	Output Rise Time t ₁₃₊	t9-6-	+9+6 ₁	t5-4-	t5+4+	t ₃₋₁₀₊	t ₃₊₁₀₋	t3-11-	t3+11+	t2+12-	t2+12+		Propagation Delay t2+13+	Characteristic Symbol		
13	'0'' 13	13	"0" 13	13	4	10	=======================================	. 12	13	4	10	11	12	13	- 9,6	+ 9,6	- 5,4	+ 5,4)+ 3,10	3,10	- 3,11	1+ 3,11	2_ 2,12	2+ 2,12	3- 2,13	3+ 2,13		Under	Pin
	1	-	-	ı	,	-		1			1	1	1	1	-	-	1	1	1	1	1	1			-		<u>S</u>		
1	1	1	-	1	1	1	-	-	ı	-		1	ı	1	-	1	1	1	1	ı	}	1	ı	1	1	1	Max	၀၀၀	
-		-	1	1	1	1	-	1	1	1	1	ŀ	ı	1	3.0	4.0	1.0	2.0	1.0	1.0	1.0	1.0	1.5	1.5	1.5	1.5	M in		
250	1.0	0.0	0.7	0.2	2.4	2.0	2.0	2 8	2.8	2.4	2.0	2.0	2.8	2.8	5.0	8.0	1.5	ω	.5 5	1.5	1.5	1.5	2.4	2.4	2.4	2.4		+25°C	
	1	1	1	-	1	ı	1	ŀ	ı	1	ı	l	1	ı	10.0	12.0	3.0	5.0	3.0	3.0	3.0	3.0	4.0	4.0	4.0	4.0	Max		MC12000
-	!	1	1	-	name:	ı	ı	1	!	1	ı	F	1	1	_	ı	1	1	ı	ı	i	ı	!	ı	ı	ļ	<u>S</u>	+75°C	2000
	1	1	ı	ı		1	1	ı	1	1	1	1	ı	1	-	ł	ı	1	ı	ŀ	1	1	ı	ı	!	-	Max	ငိ	
MHz	ns	sn	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	Unit		
	2	2	2	2		ω	ω	2	2	ı	ω	ω	2	2	Þ	Þ	E	ı	ω	ω	ω	ω	2	2	2	2	Pulse Gen. 1		TEST VO
	_	_	-3	_	1	1	ı		-		ı	ı	_		-	ı	ı	1	1	ı	1	ı	_	_	_	-	Pulse Gen. 2)LTAGES/W/
	and a	ı	ı	ı	5		1	-	ı	5	ı	i	1	ı		1	σı	σı	ı	ı	1	1	1	i	ı	1	Pulse Gen. 1 Pulse Gen. 2 Pulse Gen. 3		TEST VOLTAGES/WAVEFORMS APPLIED
:		-	1		4	10	=	12	13	4	10	1	12	ವೆ	6	6	4	4	10	10	11	11	12	12	13	13	Pulse Out		
7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	VEE -3.2 V or -3.0 V		TO PINS LISTED BELOW:
14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14		+2.0 V		LOW

FIGURE 3 - SWITCHING TIME TEST CIRCUIT



Pulse +1.10 V-Generator Z_{50%} 20% +0.30 V +1.10 V 80% Pulse Generator 20% +0.30 V 2 t₊₋--80% Q 50% (13) 20% t -- + ---80% Q 50% 20% (12) OR (11) 20% NOR 20% (10) (9) MTTL Note 1 Out (6) Note 2 0.0 V Min Pulse 10% Generator 50% 90% MECL Out (4) NOTES: 1. VEE + 1.5 V 2. VEE + 0.5 V max

FIGURE 4 - AC TEST VOLTAGE WAVEFORMS





FIGURE 5 - SETUP AND HOLD TIME WAVEFORMS (See Figure 3)






MC12000 DIGITAL MIXER


This device is a digital mixer designed to operate with logic levels at its input and output ports. In operation it is an MECL type "D" flip-flop with level translators to and from MTTL to accomodate most interfacing demands. Output frequency (fQ) as a function of "D" and clock inputs is shown in Figure 7. It can be seen that either direct or harmonic mixing may be employed, that is, fQ may be either the difference between fD and fC or the difference between fD and the Nth harmonic of fC.

One particular advantage of mixing in phase locked loops (PLL) is that lower frequencies may be generated for use in portions of the circuit where digital processing is done (with divide-by-P network and/or phase detector). Lower frequency operation often reduces overall system cost since a less expensive logic form may be utilized. However use of the mixing technique is not a panacea for all VHF applications and the design of such synthesizer systems must be approached with care.




Use of the MC12000 in a non-harmonic PLL is straightforward (Figure 8). Output frequency is the sum of both input quantities (f₁ + f_C) as long as f₁ is less than f_C/2 (See Figure 7), since f_Q can go no higher than that. Unless VCO output range is restricted somewhat there is a chance also that the loop may operate at the second harmonic of f_C. This problem is minimal in the loop of Figure 8, however, since the output frequency would have to vary more than 2:1.

Mixing is used because the digital phase detector has an upper frequency limit of about 10 MHz and many loops require direct locks at 20 MHz or more. Direct down-mixing does not change any loop characteristics except the sampling rate which restricts loop natural frequency to about $f_{\mbox{\scriptsize C}}/10$ in practical circuits. Although



output frequency may be changed by varying either f_1 or f_C , the clock input is usually crystal controlled since it is of the same magnitude as f_D and more difficult to stabilize.




Combining a standard synthesis configuration with the mixer yields a circuit capable of high frequency operation at low cost (Figure 9), if the output frequency range is relatively small (P_{max} – P_{min}) f₁ < f_C/2. In fact the choice of harmonic or non-harmonic mixing is largely based on the availability of a suitable crystal or other reference source for f_C versus the needed frequency coverage. Considering all the restrictions on f_C, its value (and the maximum harmonic number N) are dictated by the following expressions:

$$N < \frac{f_D(min) - f_1}{2 \Delta f_D} \tag{1}$$

$$N_{fc} = f_{D(min)} - f_1$$
 (2)

where $\triangle f_D$ = change in output frequency.



Using Equations (1) and (2) above the minimum value of f_C may be found for the circuit of Figure 10 and still get adequate frequency coverage. In this minimum configuration all necessary output frequencies may be generated by programming the "P" count string. But the divide number might bear no obvious relation to the output frequency such as often happens with non-mixing synthesizers.

DESIGN EXAMPLES

Example #1

Output Frequency: 48-54 MHz Frequency Increments: 10 kHz

Using Equations (1) and (2), a minimum frequency (f_C) version can be designed:

$$N < \frac{48 \text{ MHz} - 10 \text{ kHz}}{2 (54-48) \text{ MHz}}$$

Let N = 3

Nfc - 47.99 MHz

$$f_C = \frac{Nf_C}{N} = \frac{47.99}{3} = 15.99666 \text{ MHz}$$

$$f_C = 15.996666 \, MHz$$

$$P_{min} = 1$$

$$P_{\text{max}} = \frac{\Delta f_{\text{D}}}{10 \text{ kHz}} + P_{\text{min}}$$
 (3)

$$P_{\text{max}} = \frac{6 \text{ MHz}}{10 \text{ kHz}} + P_{\text{min}}$$

 $P_{max} = 601$

$$f_{\Omega(\text{max})} = P_{\text{max}} f_1$$
= 6.01 MHz (4)

Equation (4) above puts the divider string (divide-by-P) into a medium frequency situation where devices such as the MC4016/4316 may be utilized. Note that the divider number now indicates the channel selected rather than output frequency. That is, at f_D = 48.000 MHz, P = 1; at f_D = 54.000 MHz, P = 601.

If "proper" divide-by-P readings are desired for direct frequency readout a slight circuit modification is necessary. To enable a division at 48.000 MHz the first divide-by-P must be 100 rather than 1, and P_{max} would then be 700 to cover all 6 MHz. Recalculating $f_{Q(max)}$ from Equation 4 we still find that the 7 MHz maximum value allows use of the same components. The next question concerns the allowable range of f_{Q} in relation to f_{C} ($f_{Q} \leq f_{C}/2$). Since f_{C} is nearly 16 MHz, the range of f_{Q} can be contained. A cosmetic change to the most significant digit switch completes the design. Instead of reading 1 through 7 it must be modified to display 48 through 54.

Example #2

Output Frequency: 144-148 MHz Frequency Increments: 10 kHz

f1 = increment = 10 kHz

$$N < \frac{144.00 - 0.01}{2(4)}$$

$$Nf_C = 144.00 - 0.01 MHz$$

= 143.99

$$f_C = \frac{Nf_C}{N} = 8.470 \text{ MHz}$$

$$P_{min} = 1$$

$$P_{\text{max}} = \frac{4 \text{ MHz}}{10 \text{ kHz}} + 1$$

$$f_{Q(max)} = P_{max} f_1 = 4.01 MHz$$

Maximum frequency seen by the divide-by-P chain is still well within the MC4016 rating.

When converting this synthesizer to one that needs frequency directly, a "1" is again added to the most significant digit (MSD). This results in a P_{min} of 100 to P_{max} of 500. In this example, however, $f_{Q(max)}$ is 5 MHz which easily exceeds $f_{C}/2$. To alleviate this difficulty, the "N" factor must be decreased in order to raise f_{C} to at least 10 MHz.

$$N < \frac{f_{D(min)} - f_1}{f_C}$$

$$N < \sim 14.4$$

Let
$$N = 14$$

NfC = 143.99 (from above)

$$f_C = \frac{Nf_C}{N} = \frac{143.99}{14}$$

$$f_C = 10.28540 \,\text{MHz}$$
 (5)

VCO RANGE RESTRICTIONS

As in all harmonically locked PLL's, it is possible for the loop to lock on the wrong harmonic if there is too wide a range in the VCO. This situation is shown in Figure 11 where the possible false lock areas are indicated near the (N-1) and (N+1) harmonic points. The problem of VCO restraint however is more than just making sure that output frequency fp isn't able to go to B or A' (the closeest false lock points). Actual operating limits are C and C', symmetrically placed frequencies corresponding to fD(min) about Nfc and fD(max) about (Nf+1/2) fc. If the VCO drops below C while the feedback counter is at Pmin the phase detector will try to push fD even lower, toward the stable condition at A (Figure 12). Likewise, at C' (when $P = P_{max}$) the tendency is for the loop to accelerate toward lockup at B' (Figure 13). When C or C' are exceeded the loop will "hang up" and not attain the proper lock.


The VCO frequency constraints may be quite severe if the minimum f_C formulation is followed and the Nth harmonic is quite high. Where VCO constraint may pose a problem, decrease N below the maximum indicated by Equation (1) until sufficient room is generated by placing the operating range of f_Q on only a small part of the f_D slope (Figure 14). Note that f_C goes up as we approach the more idealized case (Equation 5).

FIGURE 14

fQ(max)
fQ(min)
c'

Nf_C f_{D(min)}

FIGURE 11







FIGURE 13



The most likely reasons for a "latched up" state in a harmonic loop are turn-on transients and loop overshoot when changing frequency abruptly from one end of the range to the other.

SUMMARY OF SYNTHESIS PROCEDURE

1. Compute harmonic number N

$$N < \frac{f_D(min) - f_1}{2 \ \Delta f_D}$$

where Δf_D = change in output frequency f_1 = channel spacing

2. Compute minimum mixing frequency fc

$$f_C = \frac{f_D(min) - f_1}{N}$$

3. Calculate feedback divider's maximum value

$$P_{max} = \frac{\Delta f_D}{f_1} + P_{min}$$

where Pmin = 1 for minimum fc

4. Find maximum divide-by-P frequency

$$f_{Q(max)} = \Delta f_{D} + f_{1}$$

5. Calculate allowable VCO swing

$$Nf_{C} - f_{1} < f_{VCO} < (N + 1) f_{C} - f_{Q(max)}$$

If the above constraints are too tight choose the next lower number for N and repeat steps 2 and 5 until satisfied.

SKIP-LOCK TUNING


Harmonic mixing provides an alternate means to frequency synthesis without the feedback divide-by-P network. In this instance the design objective is to provide a large frequency coverage with a set (and relatively wide) channel spacing. The configuration is identical to a single frequency PLL (Figure 15) except it operates in the harmonic mode and tuning is accomplished at the VCO. Output frequency is fixed as being f₁ above all harmonics of f_C. As the VCO is tuned through its range, the loop will acquire and lose signals spaced f_C apart. Since these must be some frequency for the phase detector to operate with, the output frequency cannot be a direct harmonic of f_C. This facet of the circuit often causes users to refer to f₁ as the "offset" frequency.

The value of f₁ is often dictated by output frequency and channel spacing requirements. However the relation-

ship of f₁ to f_C has a large effect on the tunability both up and down the frequency range. If, for example, the loop were locked at point A (Figure 16) and B were the next desired point, then the VCO must be "dragged" from A to A' before lock can be achieved. This frequency adjustment may be quite critical since the frequency difference between A' and B is only 2f₁. If the VCO is tuned past B the opportunity for lock has been passed.

On the other hand, in going from B to A, the upper end of the VCO control range must only cross A' before the loop acquires frequency A. In either case it's apparent that the loop will not "jump" from one lock point to another and some indication of loop lock should be added. This is normally done by monitoring the VCO dc control line with a pair of comparators and noting when the line reaches its limits.

FIGURE 15 NfC + f1



MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Ratings above which device life may be in	npaired:		
Power Supply Voltage (V _{CC} = 0)	VEE	-8.0	Vdc
Input Voltage (V _{CC} = 0)	Vin	0 to V _{I L min}	Vdc
Output Source Current	10	40	mAdc
Storage Temperature Range	T _{stq}	-55 to +125	°С
Recommended maximum ratings above w	hich performance	may be degraded:	
Operating Temperature Range	TA	0 to +75	оС
DC Fan-Out* (Gates and Flip-Flops)	n	70	

^{*}AC fan-out is limited by desired system performance.

Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications, consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

OUTLINE DIMENSIONS



	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	16.8	19.9	0.660	0.785
В	5.59	7.11	0.220	0.280
С	_	5.08	_	0.200
D	0.381	0.584	0.015	0.023
F	0.77	1.77	0.030	0.070
G	2.54	BSC	0.100) BSC
J	0.203	0.381	0.008	0.015
K	2.54	_	0.100	-
L	7.62	BSC	0.300) BSC
М	-	15 ⁰	_	15 ⁰
N	0.51	0.76	0.020	0.030
P	_	8.25		0.325

All JEDEC dimensions and notes apply.

NOTE:

DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.



MOTOROLA Semiconductor Products Inc.


MC12002


MECL Phase-Locked Loop Components


MC12002 MC12502

The MC12002/MC12502 is a double balanced analog mixer, including an input amplifier feeding the mixer carrier port and a temperature compensated bias regulator. The input circuits for both the amplifier and mixer are differential amplifier circuits. The on-chip regulator provides all of the required biasing.

This circuit is designed for use as a balanced mixer in high-frequency wide-band circuits. Other typical applications include suppressed carrier and amplitude modulation, synchronous AM detection, FM detection, phase detection, and frequency doubling, at frequencies up to UHF.







TEST VOLTAGE VALUES

ELECTRICAL CHARACTERISTICS

MC12002, MC12502 (continued)

Output Current Bias Voltage Differential Current AC Gain (See Figure 1) *Note: AC Gain is a function of collector load impedance (Frequency = 100 MHz) ΔΙΟ₁ ΔΙΟ₂ Š out 102 01 11 11 12 12 12 5 5 10 11 90000 390 275 275 100 +50 590 415 2.54 1.185 -100 2.32 0.33 400 285 4.2 4.2 4.2 4.2 -50 6.0 -0.7 -0.7 -0.7 -0.7 2.1 2.52 600 425 +50 7.8 7.8 7.8 7.8 3.9 3.9 1.3 -100 420 305 -50 1 1 1 1 2.49 +50 620 445 mVdc mVdc mAdc mAdc mAdc mAdc mAdc μAdc μAdc mAdc mAdc mVdc mAdc Vdc < < --100 --200 2.33 390 275 1.460 2.53 +100 +200 415 1 1 1 0.28 1.185 -100 -200 2.32 400 285 285 5.0 4.2 4.2 4.2 4.2 0.7 -0.71.385 +100 +200 2.52 600 425 425 7.8 7.8 7.8 7.8 3.9 -1 ω ω 2.30 410 --100 --200 295 +100 2.50 610 435 1 1 1 1 I - I - I - ImAdc m Adc mAdc mAdc mVdc Vdc mVdc mVdc μAdc μAdc mAdc mAdc mAdc mAdc mAdc < Vdc < Pulse Pulse = ∞ 2 6, C 8, C 6, C Out = = -3.0 V ω 9 9832 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 11,12,14 $\operatorname{\mathsf{Gnd}}$ 14 14

5,6,7

5,6,7

7

5,6,7 7 7 5,6,7

V_{EE}

7

7

	rain	eristic						
in H	lcc	Symbol						
9822	14		Under	2				
1 1	-	Δi	-5					
1 1 1 1		Max	−55°C					
1 1 1 1		Min	+2!	MC12				
0.75 0.75 0.75 0.75	16	Min Max Min Max Min Max	+25°C	MC12502 Test Limits				
1 1 1 1		Σ	+125°C	est Lim				
1 1 1 1	1	Max	5°C	its				
mAdc mAdc mAdc	mAdc	Unit						
1 1	1	M 5	-3					
1 1 1 1	1	Min Max Min	-30°C					
1 1 1 1	1	S 5	+25	MC12				
0.75 0.75 0.75 0.75	16	Max	+25°C	002 T				
1 1 1 1		Max Min	+85°C	MC12002 Test Limits				
1111	ı	Max	o°C	its	MC	MC		
mAdc mAdc mAdc mAdc	mAdc	Unit			MC12002	MC12502		
9832	-	VIHmax VII	LISIT	VOLTAGE APPLIED TO PINS	+2.9	+2.9	VIHmax VIL	
1 1 1 1	ı	VILmin	LISTED BELOW	APPLIED	+2.0	+2.0	VILmin	Volts
11,12,14 5,6,7 11,12,14 5,6,7 11,12,14 5,6,7 11,12,14 5,6,7	11,12,14 5,6,7	Lmin VCC	W	TO PINS	+5.0	+5.0	Lmin VCC	
5,6,7 5,6,7 5,6,7 5,6,7	5,6,7	Gnd						
					-			

Input Current Power Supply Dra

'nΕ

mAdc mAdc mAdc

-0.7 -0.7

mAdc mAdc

11,12,14 11,12,14


5,6,7 5,6,7 5,6,7 5,6,7


Character

5,6,7

9,2 9,2 9,2 9,2

FIGURE 1 - A.C. GAIN TEST








FIGURE 2 - CARRIER FEEDTHROUGH TEST CIRCUITS






FIGURE 4 – CARRIER FEEDTHROUGH VERSUS FREQUENCY (Test 2)




FIGURE 5 – CARRIER SUPPRESSION TEST CIRCUIT




FIGURE 6 – CARRIER SUPPRESSION VERSUS FREQUENCY








FIGURE 7 – CARRIER SUPPRESSION VERSUS FREQUENCY (Test 2)













MOTOROLA Semiconductor Products Inc.

MECL Phase-Locked Loop Components

TWO-MODULUS PRESCALER MC12012

The MC12012 is a two-modulus prescaler which consists of three functional blocks: 1) a controllable divide by 5/divide by 6 prescaler; 2) a divide by 2 prescaler; and 3) a MECL to MTTL translator. When used with the MC12014 Counter Control Logic function and the MC4016 programmable counter, a divide by N programmable counter can be constructed for operation to 200 MHz. This arrangement is especially useful in frequency synthesizer applications.

- $\div 2$, $\div 5/\div 6$, $\div 10/\div 11$, $\div 10/\div 12$
- MECL to MTTL Translator on Chip
- +5.0 or -5.2 V Operation*
- 200 MHz (typ) Toggle Frequency






FIGURE 1 - LOGIC DIAGRAM





FIGURE 2 - TYPICAL FREQUENCY SYNTHESIZER APPLICATION



MOTOROLA INC., 1973

^{*}When using +5.0 V supply, apply +5.0 V to pin 16 (V_{CC}) and ground pin 8 (V_{EE}). When using -5.2 V supply, ground pin 16 (V_{CC}) and apply -5.2 V to pin 8 (V_{EE}).

Characteristic		Symbol	<u>ŏ</u>	Rating		Unit																			
Ratings above which device life may be impaired:	may be in	paired:					I																		
Power Supply Voltage (V _{CC} = 0)	0	VEE	E	-8.0	-	Vdc	1																		
Input Voltage (V _{CC} = 0)		- < 5	Ĺ	0 to VIL min	Ť	Vdc	-1																		
Storage Temperature Range		Tstq	5	-55 to +125	+	ОС																			
Recommended maximum ratings above which performance may be degraded	igs above w	hich perfo	rmance m	ay be degra	ded:		l L			_									,					4	
Operating Temperature Range		TΑ		0 to +75		°C	L							Ē		AGE/	IEST VOLTAGE/CORRENT VALUES	VAC	OE2				В	1	
DC Fan-Out* (Gates and Flip-Flops)	Flops)	2	L	70					Ð						Volts] "							3	L	
*AC fan-out is limited by desired system performance	ed system	performan	ce.						Temperature		ViHmax	V Lmin	VIHAmin	VILAmax	ŕ	< E	¥ H	۲ R	۲нг	VILT	VEE	Ļ	-	Ϋ́	
FI FOTBICAL CHARACT	7									0°C	-0.840		-1.145	-1.490	47	-2.8	±0.3	-0.7	-3.2	-44	-5.2	-2.5	6 6	-16	
Supply Voltage -5.2 V										75°C		-1.880	-1.045	-1.450	-4.7	-2.8	+0.3	-0.7	-3.2	-4.4	-5.2	-2.5	16	-1.6	
		5				MC 12012	2012						TEST	TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED	CURR	ENT AP	PLIED T	OPINS	LISTED	BELOW					
		Under	0,	0°C		+25°C		+75°C	റ്						1								-	2	OCC.
Characteristic	Symbol	Test	M.	Max	3	Τγp	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	<u>-</u>	=	I I I	× 20	VIHT	V1LT	VEE	F	ō.	HOL	Gnd
Power Supply Drain Current	lε	8		l		100	_	-		mAdc										1	00		1	-	6 16
Input Current	- NH1	12	1	-	5	100	200		1	µАdc	12				-			Ī			0	1	1	1	i a
	INH2	3 1 −	1 1 1	1 1 1	1 1 1	4 6 6		- 11	1 , 1	µАdc	Z = -	1 - 1		- 1 1	1 1	1 1		- 11			00 00 0			1	5 5 5
	LINH3	01 6	: 1	1 1	1 1	1 1	40		: 1	μAdc		1 .		1 :			10	1.1		: :	00 00				5.5
	INH4	5		1 1	3.5	1 1	555		1 1	mAdc mAdc	55 55	4 4	-	: -	1 1	- 1		1.1			00 00				0.0
	l NL1	=-	1 1	1-1	. 1	1 -	2.0	1 -	: 1	—Adc		1 :	. :	1	- i			1.5			2.2.2 3.2.2.3 3.2.3.3	. : 1	!		d
	Current	13	1 3			1	-	1		-											8,13	1	Ŀ	1	5 -
	INL2	9 10	1 1	1 1	==	1 :	2.2 2.2	. :	1 :	mAdc mAdc	1 1	1 1	1 -		10 9	1 :		1	1 1		00 00	. 1		-	5 5
	1INL3	40	1 1	1 1	3.8 2.0	1 1	4.0	1 1	1 1	mAdc mAdc	44	சு ச		1 5							00 00	1 1		-	5 5
Logic "1" Output Voltage	Θ <u>ξ</u>	322	-1.000	-0.840	-0.960		-0.810	-0.900	-0.720	^V dc	1 1 .	11,13			9.10	1 1 1		: 1	1 5 1		α	1432	- 1 -		ā
		15	-	-	-		-	-	-	-	,				1						00	1	-	7	o .
	VOH2	7	-2.800	1000	2.800	,	1 620	-1.830	1 505	Vdc	U	11 13			9.10						8	2	I	-	16
Output Voltage	Θ ^ζ	, 14 3 ×		→ - ½	- 8	1 3 4 4	- 620	→	- [→ - §	1 1	11,13	1	I y t	9,10	1 ()	1 1 1				-	3 1 a	1.1.1	!	
	V _{OL2}	7	-	-4.700			-4.700		-4.700	Vdc	4	5									00		7	L	5
Logic "1" Threshold Voltage	VОНА	2 14 15 15	-1.020	1 1 1 1	→ -0.980	1 1 1 1	1 1 1 1	-0.920	1 1	→ Vdc	: 1 1	1 : 1	11,13	1 1 1 1	1 1 1 1	1 1 1			9.10			14 3 2	1 1 1 1	1 1 1 1	i
Logic "0" Threshold Voltage	VOLA	^{చ ∨} ౷౷	1 1	-1.615	1 :	1 1	-1.600	1.1	-1.575	Va	1 1	1 1	ı	11,13		1.1	1 1	1 1	1 .	9.10	o	1 3 2	1 1		ō
		5 4 (4)		-	1 1	1.1	-	1 1	-	4		1	-								-	35		1	-
Short Circuit Current	los	7	-20	-65	-20	i	-65	-20	-65	mAdc	5	4									٥				

Short Circuit Current		egenov vortage	Logic "0"		Threshold Voltage	Logic "1"			ochor voltage	Cultout Voltage				Output Voltage	24.0												Input Current	Power Supply Drain Current	Characteristic	2			Supply Voltage +5.0 V	ELECTRICAL CHARACTERISTICS			
l os			VOLA			VOHA	V _{OL2}		63	- VoL1	V _{OH2}	T				INL3	Τ	INL2	T	Curi	(Lea			ē	Τ	=	=		+-				0 V	ARACTERI:			
S	_	1 L					L2]		_	<u>-</u>	H2	-		ĕ	1	5	-	- 2		Current)	-eak age	-	214	INH3	L	NH2	NH1	Ē	Symbol		_	-		STICS			
7	5 (4)	9@6	90	6 (4)	ა 14 დ————————————————————————————————————	(O	7	5	4	. N	7	15	14	ω Λ		4.1	10	9	13	12	= -	5	4	10 9	3	= -	12	8	Test	Under	5						
-20	1	1 1		4		3.980	1	4		3.190	2.400	4	-	4.000		1	!	1		!		1		1 :		:	1		3	000							
-65			3.450		1 1		0.500	4		3.430	į	•		4.160		1				1		1		1 -		1 1			Max	ြိ							
-20	,	1 1	-	-	_	4.020	1	-		3.210	2.400	-	-	4.040	2.0	3.8		=				3.5	35	1 1	ŀ	1 1	-	1	M								
1	ı	1 1	3	1		1		1	1 1	1	,		:	. ,			l	,		,	i	-		1 -	40	4 6	100	95	Түр	+25°C	MC						
-65	4	-	3.460	ı	1 1	1	0.500	-		3.440		4	-	4.190	4.0	6.5	2.2	2.2	4		2.0	5.5	2 2	40	100	0 0 0	200		Max		MC12012						
-20		1 1		4	_	4.080		-	_	3.230	2.400	4	-	4.100		į		;		,				: ,					Mis								
-65	_	-	3.490			1	0.500	-		3.470		4	_	4.280			-			-			1						Max	+75°C					Te		
mAdc	_		0 Vdc	-		+	0 Vdc	-) Vdc	Vdc		_	0 Vdc	mAdc	mAdc	mAde	mAdc			μAdc	mAde	3	μAdc		- Add	μAdc	mAdc	Unit	Ш		75°C	25°C	000	Temperature	@ Test	
5			-				t		_	0				n	H	_	de -	G.	_		dc _	T	†	de		_	Н			Т	_	_	_	_			T
-	_		-			-	4		_	_	5				4	4	_			_		UT C	n		ಪ :		12		VIHmax V	-		+4.280 +	+4.190 +	+4.160 +	VIH max V		
4	-		1	-	-		σ,	1	1.13	11,13	4	1		11.13	5	ທ	!				1	1 4	1						VILmin			+3.170	+3.150	+-	VILmin		
	!	. 1	1	1 1	11.13	11.13	!	1 1	!	1							i	-											VIHAmin	1 1 2	100	+3.955	+3.895	+3.855	VIHAmin		
		11,13	11,13		1			. 1	:			1			-	-			1 1				Ī		. ,				VILAmax	LEST VOLTAGE/CORRENT APPLIED TO PINS LISTED	1011	+3.550	+3.525	+3.510	VILAmax		
		/ 1	ı		1	1	1	! 1	9,10	9,10		1	9.10	9.10	1		10	9		-		1 :	t				7		× <	E/CURT		+0.5	+0.5	+0.5	× < F	Volts	
1		1 :		1 :						-		1 .	-	-	,							1 :	Ī						<u><</u>	ÉN		+2.4	+2.4	+2.4	< ī	ā	1
	1	: 1		1 ;	1			1 1	!	1		: 1	1		,	-	ı		1				1	5 · o					š Į	PLIED		+5.5	+5.5	+5.5	< H H		0011111
		4 1		1 1	,			1	:		-	: :			1		1	1		-		1 1	Ī						× B	OPINS		+4.5	+4.5	+4.5	Ϋ́ R	1	
		1 1			9,10	010			_						1				1 1			1 1				1	1		< H T	LISTED		+2.0	+2.0		۷нт		000
		9,10	9,10	1	1					1		1 1		-							-	1 -				,	1	+	VILT	BELOW		+0.8	+0.8	_	VILT		
n .	-		16	4	ō		n -	-	_	16	6	4	_	16	0 0	5)	6 6	5	4	_	16	o o	ō	5 5	 6 8	5 5	16	+	 V _{CC}	-		-	-	_	V _{CC}		
1	5 3	1 ω	2 3	ī ī	ωĸ	,	ī	1 4	ω	2	1	5 4	ω	2		1		İ	: ;	-		1 1						$^+$	-		-		-	-2.5	_		1
		1 1	1	,		ŀ	7	1	t	1		i i		-	1			I			1								<u>آ</u>				\neg		όι	a A	
	i	1 1			1		1	:	1		7	: 1							8,12	,		- 1				_		I	9			-1.6	-1.6	-1.6	9	L	

Part							MC12012	12				TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED BELOW:	TAGES/W	AVEFOR	MS APPLIE	ED TO PIR	VS LISTE	D BELOW:	
1,12,-3, 12,3 1,2,			Pin	000	-	+25	ပ	_	75°C		Pulse	Pulse	Pulse	VIHmin	VILmin	ν,	٧۴	VEE	V _{CC}
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Characteristic	Symbol	Test	-	lax			├	1	Unit	Gen. 1	Gen. 2	Gen. 3	+1.100	+0.130	+0.000	-3.0 V	-3.0 or -3.2	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Propagation Delay	112+2+	12.2	1	- 2	-	<u> </u>	0		su	12	-	ı	1	11,13	1	9,10	ω.	6,16
17-3- 12.3	/Soc Elemen 2 and 41	4 0	123	1			_	_	i	_	_	-	ì	1	11,13	ļ	9,10		_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	(tough change and the	12+3+	12,0	i	_		00	-	-	_		1	1	ı	11,13	ì	9,10	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		+71.	4,2,				0 00	-	1		-	1	1	î	11,13	ı	9,10		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		12+3-	٥,٠			1 (-				-	i	i	i	. 1	1	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		11+14+	1,14	1		γ -	_	!	1		-								_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		11+15+	1,15	,	:	<u>-</u>	_	-	1	_	_	1	1		1	i			_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		t1+14-	1,14	-	-	- 2	- 00	-			•	1	ţ	I	1	ı			_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		11.15	1.15	i		2	- ∞	_	i		>	1	1	i	ı	ı	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		ts+7+	5.7	!		00		0.	1	_	∢	1	ł	ı	1	į	ı	•	•
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		ts_7_	5,7	1		- 5	0		!	_	∢	1	-	ı		ı	dans.	•	-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Rice Time	2	6			- 2	0	ŀ	ŀ	ns	12	-	-	1	11,13		9,10	œ	6,16
13	(See Figure 4)	1 2	1 65	-		- 2	-		!	-	12	1	1	ì	11,13	ł	9,10		-
15- 15 15 15 15 15 15 15	(t a 1861 a 26)	+5	14	,	-	-	-			_	-	ı	1	-		I	ŀ	-1	-
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		1161	. 51	:		- 2	0	_	į.	_	-	1	ſ	I	1	ı	1	-	-
13- 3	H	2	,		+	,				Š	12	-	-	1	11,13		9,10	80	6,16
113	Cutput Fall Time	- 2	7 6	!				!	1	: —	12	!	1	ı	11,13	!	9,10		_
e5)	(See Figure 4)	p :	2				-	_	-	_	-	1	1	1	1	1	1	-	-
e5)		14-	ŧΈ				. 0	:		-	-	i	!	1		i	!	-	-
e5)	i i	-01.	11.10	+	0	+	+		0 4	20	12	11/13		1	13/11	1	9,10	00	6,16
5) treil 11,13 - 2.5 - 1.2 2.0 rs 12 11/13 - 9/10 - 11/13 - 9/10 8 E) treil 2 9,10 - 2.5 - 1.5 2.0 rs 12 11/13 - 11/13 - 10/9 8 E) treil 3 9,10 - 11/13 - 10/9 8 E) treil 3 - 11/13 - 10/9 8 E) treil 3 - 11/13 - 10/9 8 E) treil 3 - 11/13 - 10/9 8 E) treil 4 - 1/15 200 - 1/15 200 - 1/1 11/13 - 9/10 8 E) treil 11/14 - 1/14 8 E) treil 11	(See Figure 5)	setupl	2.0		0 0				_	S C	12	1	9/10	1	11,13	1	10/9	œ	6,16
5) treil 1,13 - 4.0 - 1.2 3.5 - 2.0 ns 12 - 9/10 - 11,13 - 10/9 8 moy fmax 2 175 200 175 200 175 200 175 200 1	0.200	zdn)as.	11 12	$^{+}$	2 2	+	+		0 0	00	12	11/13		-	13/11	1	9,10	80	6,16
fmax 2 175 200 MH2 11 13 - 9,10 8 11,13 - 9,10 8 11,13 9,10 8 11,13 9,10 8	(See Figure 5)	rel1	9,10		4.0			. ro	2.0	Su	12	!	9/10	ı	11,13	ı	10/9	80	6,16
2 175 200	Toggle Frequency	fmax			-	\vdash				MHZ								d	
13	Figure 6 (÷5)	_	2	ı			00	-				-	1	-	13	-	9,10	10 -	<u>-</u>
14	(9÷)		2	i	-	_	_				ı	;	ı	i	11,13		9,10		-
14	(÷2)		4	1	1	_	_	_	1	-	1	1	1	1	à	1	1 1	-	-
	Figure 7 (÷ 10 or 11)	-	14	1	1	_	_	_	:	-	i	-	-		!				-

 \bigoplus In addition to meeting the output levels specified the device must divide by 2 with a clock input of

① All MECL outputs (2,3 14,15) are terminated to VEE through Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is


an external $510\,\Omega$ resistor during the DC tests.

0



In addition to meeting the output levels specified, the device must divide by 6 during this test. The clock input is 9





VILmin •

In addition to meeting the output levels specified, the device must divide by 5 during this test. The clock input is

(1)

FIGURE 3 - AC TEST CIRCUIT




FIGURE 4 - AC VOLTAGE WAVEFORMS




FIGURE 5 - SETUP AND RELEASE TIME WAVEFORMS





FIGURE 6 - MAXIMUM FREQUENCY TEST CIRCUIT






FIGURE 7 - MAXIMUM FREQUENCY TEST CIRCUIT






FIGURE 9 - ÷ 5/6




FIGURE 10 -- ÷ 10/11




FIGURE 11 - - 10/12





FIGURE 12 - ÷ 20/21



FUNCTION DESCRIPTION

INTRODUCTION

The MC12012 is one part of a variable modulus (divisor) prescaling subsystem used in certain Digital Phase-Locked Loops (PLL).

More often than not, the feedback loop of any PLL contains a counter-divider. Many methods are available for building a divider, but not all are simple, economical, or convenient in a particular application.

The technique and system described here offer a new approach to the construction of a phase-locked loop divider. In addition to using the MC12012 variable modulus prescaler, this system requires an MC12014 Counter Control Logic function, together with suitable programmable counters (e.g. MC4016s). Data sheets for these additional devices should be consulted for their particular functional descriptions.

THE MC12012 TWO MODULUS PRESCALER

Three functional blocks are contained in the MC12012 variable modulus prescaler: 1) a controllable $\div 5/\div 6$ prescaler; 2) a \div 2 prescaler; and 3) an ECL to TTL translator (for single power supply operation).

Selection of division by 5 or by 6 is made by inputs to E1 through E4. If all E inputs are low before the transition of the clock pulse driving Q3 high, Q3 will stay high for 3 clock pulses, then will go low for 3 clock pulses. This provides a divide by 6 function.

On the other hand, if any one or all of the E inputs are high prior to the positive transition of the clock pulse driving Q3 high, Q3 will stay high for only 2 clock pulses, then will go low for 3 clock pulses. The result is division by 5.

For the $\div 5$ operation, at least one of the E inputs must go high sometime before the clock pulse. This time is referred to as the "setup time." Specifications for setup time are given in the electrical characteristics table: $t_{setup}1$ and $t_{setup}2$ for E1 and E2 (MECL inputs), and E3 and E4 (MTTL inputs).

For the divide by 6 operation all E inputs must be low for some time prior to the clock pulse. This time is referred to as the "release time." Data for release time is given in the electrical characteristics table; t_{re1} and t_{re2} for E1, E2, E3, E4.

The data given in the tables for setup and release times

are referenced to the positive transition of the clock pulse causing Q3 to go high. If it is necessary to reference the setup and release times to the positive transition of Q3, add t++ (specified for Q3) to the setup/release times given. It should be noted that the logic states for the enable inputs are important only for only one clock pulse which causes Q3 to go high (within the limits specified by setup and release times).

The \div 5/ \div 6 prescaler may be connected externally to the \div 2 prescaler to form a \div 10/ \div 11 prescaler (Figure 10) or a \div 10/ \div 12 prescaler (Figure 11).

By way of an example showing how a \div 10/ \div 11 prescaler operates, note that if E1, E3, and E4 (Figure 10) are held in a low state, the counter divides by 11. To do this, a feedback connection is established from Q4 to E2 (or to E1). With this feedback, the \div 5/ \div 6 prescaler divides by 5 when Q4 is high, and by 6 when Q4 is low.

Since Q4 changes state with each positive transition of Q3, the prescaler alternates between \div 5 and \div 6 resulting in a \div 11 at Q4.

If any one or all of the E inputs are high (Figure 10), the 5/6 prescaler always divides by 5 and a divide by 10 results at Q4.

With the addition of external flip-flops and counters (MECL or MTTL) various other modulus prescalers may be produced (20/21, 20/22, 20/24, 40/41, 50/51, 100/101, etc.).

THE TECHNIQUE OF DIRECT PROGRAMMING BY UTILIZING A TWO MODULUS PRESCALER (MC12012)


The disadvantage of using a fixed modulus (÷ P) for frequency division in high frequency phase-locked loops (PLL) is that it requires dividing the desired reference frequency by P also (desired reference frequency equals channel spacing.)

The MC12012 is specially designed for use with a technique called "variable modulus prescaling". This technique allows a simple MECL two-modulus prescaler (MC12012) to be controlled by a relatively slow MTTL programmable counter. The use of this technique permits direct high-frequency prescaling without any sacrifice in resolution since it is no longer necessary to divide the reference frequency by the modulus of the high frequency prescaler.

The theory of "variable modulus prescaling" may be explained by considering the system shown in Figure 13. For the loop shown:

$$f_{OUT} = N \bullet P \bullet f_{ref}$$
 (1)


FIGURE 13 - FREQUENCY SYNTHESIS BY PRESCALING



where P is fixed and N is variable. For a change of 1 in N, the output frequency changes by $P \bullet f_{ref}$. If f_{ref} equals the desired channel spacing, then only every P channel may be programmed using this method. A problem remains: how to program intermediate channels.

One solution to this problem is shown in Figure 14.

FIGURE 14 - FREQUENCY SYNTHESIS BY PRESCALING



A : P is placed in series with the desired channel spacing to give a reference frequency: channel spacing/P.

Another solution is found by considering the defining equation (1) for fout of Figure 13. From the equation it may be seen that only every P channel can be programmed simply, because N is always an integer. To obtain intermediate channels, P must be multiplied by an integer plus a fraction. This fraction would be of the form: A/P. If N is defined to be an integer number, NP, plus a fraction, A/P, N may be expressed as:

$$N = Np + A/P$$

Substituting this expression for N in equation 1 gives:

$$f_{Out} = (NP + A/P) \bullet P \bullet f_{ref}$$
 (2)

or:
$$f_{out} = (NPP + A) \bullet f_{ref}$$
 (3)

$$f_{OUT} = NP \bullet P \bullet f_{ref} + A \bullet f_{ref}.$$
 (4)

Equation 4 shows that all channels can be obtained directly if $\,N\,$ can take on fractional values. Since it is difficult

to multiply by a fractional number, equation 4 must be synthesized by some other means.

Taking equation 3 and adding $\pm AP$ to the coefficient of f_{ref} , the equation becomes:

$$f_{OUT} = (NP \bullet P + A + A \bullet P - A \bullet P) f_{ref}.$$
 (5)


Collecting terms and factoring gives:

$$f_{Out} = [(NP - A) P + A (P + 1)] f_{ref}$$
 (6)

From equation 6 it becomes apparent that the fractional part of N can be synthesized by using a two-modulus counter (P and P \pm 1) and dividing by the upper modulus, A times, and the lower modulus (NP \pm A) times.

This equation (6) suggests the circuit configuration in Figure 15. The A counter shown must be the type that

FIGURE 15 – FREQUENCY SYNTHESIS BY TWO MODULUS PRESCALING



counts from the programmed state (A) to the enable state, and remains in this state until divide by Np is completed in the programmable counter.

In operation, the prescaler divides by P+1, A times. For every P+1 pulse into the prescaler, both the A counter and Np counter are decremented by 1. The prescaler divides by P+1 until the A counter reaches the zero state. At the end of $(P+1) \bullet A$ pulses, the state of the Np counter equals (Np-A). The modulus of the prescaler then changes to P. The variable modulus counter divides by P until the remaining count, (Np-A) in the Np counter, is decremented to zero. Finally, when this is completed, the P and P prounters are reset and the cycle repeats.

To further understand this prescaling technique, consider the case with P = 10. Equation 6 becomes:

$$f_{OUT} = (A + 10 \text{ Np}) \bullet f_{ref}$$
 (7)

If Np consists of 2 decades of counters then:

$$N_P = 10 N_{P0} + N_{P1}$$

(Npo is the most significant digit),

and equation 7 becomes:

FIGURE 16 – DIRECT PROGRAMMING UTILIZING TWO-MODULUS PRESCALER




FIGURE 17 - WAVEFORMS FOR DIVIDE BY 43




FIGURE 18 - WAVEFORMS FOR DIVIDE BY 42





FIGURE 19 - WAVEFORMS FOR DIVIDE BY 44



 $f_{out} = (100 \text{ Np}_0 + 10 \text{ Np}_1 + \text{A}) f_{ref}$

To do variable modulus prescaling using the MC12012 and programmable divide by N counters (MC74416, MC74418, one additional part is required: the MC12014 (Counter Control Logic).

In variable modulus prescaling the MC12014 serves a dual purpose: it detects the terminal (zero) count of the A counter, to switch the modulus of the MC12012; and it extends the maximum operating frequency of the programmable counters to above 25 MHz. (See the MC12014 data sheet for a detailed description of the Counter Control Logic).

Figure 16 shows the method of interconnecting the MC12012, MC12014, and MC74416 (or MC74418) for variable modulus prescaling. To understand the operation of the circuit shown in Figure 16, consider division by 43. Division by 43 is done by programming Np₀ = 0, Np₁ = 4, and A = 3.

Waveforms for various points in the circuit are shown in Figure 17 for this division. From the waveforms it may be seen that the two-modulus prescaler starts in the divide by 11 mode, and the first input pulse causes point A to go high. This positive transition decrements the Np counter to 3, and counter A to 2.

After 11 pulses, point (a) again goes high; the Np counter decrements to 2 and the A counter to 1. The "2" contained in the Np counter enables the inputs to the frequency extender portion of the MC12014. After 11 more pulses point (a) goes high again.

With this position transition at A, the output (f_{out}) of the MC12014 goes low, the Np counter goes to 1,

and the A counter goes to 0. The zero state of the A counter is detected by the MC12014, causing point (B) to go to 1 and changing the modulus of the MC12012 to 10 at the start of the cycle.

When f_{out} goes low, the programmable counters are reset to the programmed number. After 11 pulses (the enable went high after the start of the cycle and therefore doesn't change the modulus until the next cycle), point (a) makes another positive transition. This positive transition causes f_{out} to return high, release the preset on the counter, and generates a pulse to clear the latch (return point (B) to 0).

After 10 pulses the cycle begins again (point B was high prior to point A going high). The number of input pulses that have occured during this entire operation is: 11 + 11 + 11 + 10 = 43. Figures 18 and 19 show the waveforms for divide by 42 and divide by 44 respectively.

The variable modulus prescaling technique may be used in any application as long as the number in the Np counter is greater than or equal to the number in the A counter. Failure to observe this rule will result in erroneous results. (For example, for the system shown in Figure 16 if the number 45 is programmed, the circuit actually will divide by 44. This is not a serious restriction since Np is greater than A in most applications).

It is important to note that the A counter has been composed of only one counter for discussion only; where required, the A counter may be made as large as needed by cascading several programmable counters. Figure 20 shows the method of interconnecting counters. Operation is previously described. The number of stages in the A counter should not exceed the number of stages for the




FIGURE 20 - METHOD OF INTERCONNECTING COUNTERS





FIGURE 21 - DIRECT PROGRAMMING 100-200 MHz SYNTHESIZER IN 50 kHz STEPS





Np counters. As many counters as desired may be cascaded, as long as fan-in and fan-out rules for each part are observed.

The theory of "variable modulus prescaling" developed above, examined a case in which the upper modulus of the two-modulus prescaler was 1 greater than the lower modulus. However, the technique described is by no means limited to this one special case. There are applications in which it is desirable to use moduli other than P/(P+1).

It can be shown that for a general case in which the moduli of the two-modulus prescaler are P and P+M, equation 6 becomes:

$$f_{OUT} = [(NP - A) P + A (P + M)] \bullet f_{ref}$$

or

$$f_{out} = [Np \bullet P + M \bullet A] \bullet f_{ref}.$$
 (8)

From equation 8 it may be seen that the upper modulus of the two-modulus prescaler has no effect on the Np counter, and that the number programmed in the A counter is simply multiplied by M.

APPLICATIONS

There is no one procedure which will always yield the best counter configuration for all possible MC12012 applications. Each designer will develop his own special design for the counter portion of his PLL system.

An insight into some of the various possible counter schemes may be obtained by considering the various PLL systems shown in Figures 21, 22, and 23. These examples were chosen to show some of the moduli that may be obtained by using the MC12012.






FIGURE 23 - UHF SYNTHESIZER USING 10/12 COUNTER

OUTLINE DIMENSIONS





- NOTES
 1 LEADS WITHIN 0.13 mm (0.005) RADIUS
 0F TRUE POSITION AT SEATING PLANE
 - 2 AT MAXIMUM MATERIAL CONDITION' PKG. INDEX: NOTCH IN LEAD
 - NOTCH IN CERAMIC OR INK DOT'

 3 DIM "L" TO CENTER OF LEADS
 WHEN FORMED PARALLEL'

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	19.05	19.81	0.750	0.780
В	6.22	6.99	0.245	0.275
С	4.06	5.08	0.160	0.200
D	0.38	0.51	0.015	0.020
F	1.40	1.65	0.055	0.065
G	2.54	BSC	0.100	BSC
Н	0.51	1.14	0.020	0.045
J	0.20	0.31	0.008	0.012
К	3.18	4.06	0.125	0.160
L	7.37	7.87	0.290	0.310
M		15 ⁰	-	15 ⁰
N	0.51	1.02	0.020	0.040

CASE 620

Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications, consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for maccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



MOTOROLA Semiconductor Products Inc.

ISSUE


TWO-MODULUS PRESCALER MC12013 MC12513

Advance Information

The MC12013/MC12513 is a two-modulus prescaler which will divide by 10 and 11. A MECL-to-MTTL translator is provided to interface directly with the MC12014 Counter Control Logic. In addition, the MC12013/MC12513 provides a buffered clock input and MECL bias voltage source. Details of operation are on the MC12012 data sheet.

- 600 MHz (typ) Toggle Frequency
- ÷10/11
- MECL to MTTL Translator on Chip
- MECL and MTTL Enable Inputs
- +5.0 or -5.2 V Operation*
- Buffered Clock Input
- V_{RR} Reference Voltage
- 310 Milliwatts (typ)

*When using +5.0 V supply, apply +5.0 V to pin 1 (V_{CCO}), pin 6 (MTTL V_{CC}), pin 16 (V_{CC}), and ground pin 8 (V_{EE}). When using -5.2 V supply, ground pin 1 (V_{CCO}), pin 6 (MTTL V_{CC}), and pin 16 (V_{CC}) and apply -5.2 V to pin 8 (V_{EE}). If the translator is not required, pin 6 may be left open to conserve dc power drain.






FIGURE 1 - LOGIC DIAGRAM





FIGURE 2 - TYPICAL FREQUENCY SYNTHESIZER APPLICATION



This is advance information and specifications are subject to change without notice.

© MOTOROLA INC., 1975

TEST VOLTAGE/CURRENT VALUES Volts

mAdc Vdc

0 to VILmin

. |-|-

0

Continuous Surge ွ

-65 to +175

Stg

50

Recommended maximum ratings above which performance may be degraded

Storage Temperature Range

ELECTRICAL CHARACTERISTICS Supply Voltage -5.2 V

The MC12013 has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50-ohm resistor to -2.0 Vdc.

Unit

Rating

Symbol

Ratings above which device life may be impaired

Power Supply Voltage (VCC

Input Voltage (V_{CC} = 0) Output Source Current

Characteristic

MAXIMUM RATINGS

,	ŀ	ł	ŀ	10		C	Γ		@Test	_	-				_							
1A -30	-30 to +85	-30 to +85	-30 to +85		٦				Temperat	Temperature VIH.max		VII win VIHAmin VII Amax VIII VIII	V II A	× × ×	>	\ \ \	VIHT VII T VEE	VFF		ē	Ī	
DC Fan-Out* (Gates and Flip-Flops)	С			70		7			ξ	-30°C -0.890		1 205	-1.500	00 -2.8	4	-3.2	4	-5.2			-0.40	
•AC fan-out is limited by desired system performance.	m performance.	mance.							+25	_	+	-	+	$\overline{}$		+	4.4	+		16	0.40	
					10 10 10 10 10 10 10 10 10 10 10 10 10 1			1	+8	+85°C -0.700	00 -1.925	25 -1.035	35 -1.440	40 -2.8	7.4	-3.2	4.4	-5.2	-0.25	91	-0.40	
Pin MC12013		MC12013	MC12013	MC12013	:12013						-	MO 136 GETSLI SUIN OF GELIANS LINE GELIANS LINES FINANCES	110/10	A TIME OF	31 100	0 7 0	SI I SINI	9 0 0 1				
Under -30°C +25°C +85°C	-30 ₀ C +25 ₀ C	+25°C	+25°C			+85	+82	č			<u>.</u>	200				5		1				
Symbol Test Min Max Min Typ Max Min	Min Max Min Typ Max	Max Min Typ Max	Min Typ Max	Typ Max	Max	-	Min	l	Max	Unit	VIHmax VILmin VIHAmin VILAmax VIH	in VIHA	nin VILA	max VI	1 VIL		VIHT VILT	VEE	٦-	101	нοι	Gnd
CC1 8 -80 -62 -	08-	ŀ	ŀ	ŀ	-62			1	E	mAdc						-		∞	:			1,16
CC2 6 5.2	1	. 2.2	- 5.2	. 5.2	- 5.2	5.2			Ε	mAdc 4	S.	!	1	-	1		-	80				6
INH1 15 250	1	. 250 .	. 250	250	250	250		1		μAdc 15	:	1		-				8	-			1,16
				:						=	1	!	_	:	!		1					
12	12			•	•	-				12				1 :	-		1 :	_			;	-
1 INH 2 4 5.0					5.0	5.0			E	mAdc 5	4				L	L		∞		T	1	9
5 - 2.0 -	2.0				5.0	5.0	;		E	mAdc 5	4	-	:	-	-	-	:	∞	:	:		9
INH3 5 1.0 2.5	. 1.0 - 2.	2.	2.	2.	2.5	2.5			E	mAdc 4	5	-		-				80				9
100 100 100 100 100 100 100 100 100 100		100	100	100	100	100			11	- Adc		-		6	-		:	ω				1.16
10		100	100	100	100	100			#	μAdc		-		10	:	:		80	-			1,16
11NL1 15 10		-10	-10	-10					ii.	μAdc	1	!		-	:	:	i	8,15				1,16
											!				1	1	1	8,11			:	
12	12			-					-	-	1		-	-	_		1	8,12	:			-
13	13							- 1		-			-		-			8,13				-
-1.61.6 -	-1.61.6 -	-1.6			-1.6	-1.6	-1.6		E .	mAdc				1	6	1		∞		:	,	1,16
10 -16	-1.61.6 -	-1.6	·	·	-1.6	-1.6	-1.6	- 1	E	mAdc	-	1			2	_		8				1,16
	-1.360	-1.360	-1.360	:	1.160	-1.160	-		>	Vdc -	,	1		-	'	1	1	∞	14			1,16
-1.1000.890 -1.0000.810 -0.930	-1.1000.890 -1.0000.810 -0.930	-0.890 -1.0000.810 -0.930	-1.0000.810 -0.930	0.810 -0.930	-0.930	-0.930				Vdc	11,12,13	- 13	-	-	9,10	-	1	00		i		1,16
3 -1.100 -0.890 -1.0000.810 -0.930	-1.100 -0.890 -1.0000.810 -0.930	-0.890 -1.0000.810 -0.930	-1.000 -0.810 -0.930	-0.810 -0.930	-0.930	-0.930	-		√ 00.700	Vdc	11,12,13	.13		-	9,10		1	00	1			1,16
V _{OH2} 7 -2.8 -2.62.4	2.6	2.6			-2.4	-2.4	-2.4		-	Vdc 5	4		-			1	:	∞		-	7	9
-1.675 -1.950 -1.650 -1.925	-1.675 -1.950 -1.650 -1.925	-1.675 -1.950 -1.650 -1.925	-1.9501.650 -1.925	-1.650 -1.925	-1.925	-1.925			_	Vdc -	11,12,13	13		_	9,10	_	ı	ω		;		1,16
3 -1.990 -1.675 -1.9501.650 -1.925	-1.990 -1.675 -1.9501.650 -1.925	-1.675 -1.9501.650 -1.925	-1.950 1.650 -1.925	-1.650 -1.925	-1.925	-1.925			-1.615 V	Vdc	11,12,13	- 13		1	9,10	-	-	8		1		1,16
V _{0L2} 7 -4.264.40 -	1	1	1	- 4.40	4.40	4.40			4.48 V	Vdc 4	2	-	-	-	-	-		80		7	1	9
2 -1.120	1.020	1.020			-0.950	-0.950	-0.950		>	Vdc		11,12,13	.13	-	i	9,10		00	-	1	1	1,16
② 3 -1120 -1.0200.950	-1.020	-1.020			-0.950	0.950	-0.950		>	Vdc	-	11,12,13	.13	1		9,10	1	00		1		1,16
VOLA 2 -1.6551.630	-1.630	-1.630	-1.630						√ 365.1-	Vdc	-		1.11	11,12,13	-	1	9,10	00	•		1	1,16
3 -1.6551.630	1.630	1.630	1.630	-	-	-		1 1		Vdc		-	11,1	11,12,13		:	9,10	-	1		1	1,16
10S 7 -65 -20 -6520 -65	-20 -6520	-20 -6520	-6520	20			-65		-20 m	mAdc 5	4			-	7	-	1	œ		· · ·		9
A	And the second s	A	A	Annual	The state of the s			1	+	-						-			1		1	-

Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown. In addition to meeting the output levels specified, the device must divide by 10 during this test. The clock input is the waveform shown. In addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.

Θ 90

TEST VOLTAGE/CURRENT VALUES

ELECTRICAL CHARACTERISTICS Supply Voltage +5.0 V

The MC12513 has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 100-ohm resistor to +3.0 Vdc.

									isa i s	2				The state of the s							-	1
meet the dc specifications shown in the	shown in	the has							Tempe	Temperature	VIHmax	VILmin	VILmin VIHAmin VILAmax	VILAma	× = ×	٧١٢	VIHT	VIHT VILT	Vcc		101	10н
been established. Outputs are terminated	re termin	ated								-55°C	+4 120	+3.040	+3.745	+3.500	+2.4	-0.5	-2.0	+0.8	0.6+	-0.25	16	-0.40
through a 100-ohm resistor to +3.0 Vdc.	5 +3.0 Vd	tc.								+25°C	+4.220	+3,110	+3.895	+3.525	-2.4	+0.5	-2.0	• 0.8	-5.0	-0.25	16	-0 40
									+	+125°C	+4.370	+3.140	+4 000	13.560	.24	•0.5	-20	-08	.5.0	-0.25	91	-0.40
		6				MC12513																
		Under	-55	-55°C		+25°C		+12	+125°C			TEST	TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW	E/CURRI	A TN	LIED 1	O P	LISTE	D 8EL	MO		
Characteristic	Symbol	Test	Σ	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VILmin VIHAmin VILAmax	VILAma	> =		VIL VIHT VILT	VILT	ပိုင္ပင	-	101	loH Grd
Power Supply Drain	1001	88			-80	-62				mAde					-	_			1.16			
Current	lcc2	9					5 2			mAdc	4	2							9			
Input Current	-INH1	15					250			"Adc	15								1 16			-
		Ξ					*******			_	-								_			
		12								_	12											
		13					-			-	13								-			
	INH2	4			2.0		5.0			mAdc	4,5				L				9			
		2			2.0		5.0			mAdc	4,5								9			
	-INH3	S			1.0		2.5			mAdc	4	5							9			
	4HVI	6					100			»Adc					6				1.16			T
		10					100			uAdc .					10				1,16		-	
Leakage Current	INL1	15			-10					u.Adc									1.16			8.15
		Ξ																				a
		12		:						>									-,			8,12
		13			-					-									-			
	INL2	6	-1.6		-1.6			-1.6		mAdc						6			1,16	:		
		10	-1.6		-1.6			-16		mAdc						9			1,16			
Reference Voltage	VBB	14			3.67		3.87			Vdc									1,16	14		
Logic "1" Output Voitage	VOH1	2	3.880	4.120	4.030		4.220	4.135	4 3 70	Vdc		11,12,13				9,10			1,16			
	Э	3	3.880	4.120	4.030		4.220	4.135	4.370	Vdc		11.12.13				9.10		-	1,16	1		_
	V _{ОН2}	7	2.4		2.7			3.0		Vdc	2	4							9			7
Logic "0" Output Voltage	VOL1	2	3.040	3.405	3.110		3.440	3.140	3.515	Vdc		11,12,13				9.10			1.16			
	Θ	3	3.040	3.405	3.110		3.440	3.140	3.515	Vdc		11,12,13				9.10			1,16			
	VOL2	7		1.00	1		08 0		99.0	Vdc	4	5					-		9		7	-
Logic "1" Threshold	VOHA	2	3.860		4.010			4.115		Vdc			11,12,13				9,10	:	1,16		1	
Voltage	0	3	3.860		4.010			4.115		Vdc			11,12,13	-		:	9,10		1.16			
Logic "0" Threshold	^0LA	7 (3.425		1	3.460		3.535	Vdc				11,12,13	1			9,10	1,16		-	-
Vortage	9	2		3.470			3.460	-	3.535	V QC				51.7.1.	:			9,10	91.1			-
Short Circuit Current	so,	7	-65	-20	-65		-20	-65	-20	mAdc	2	4				7			9			

① Test outputs of the device must be tested by sequencing through the truth tuble. All input, power supply and ground voltages must be maintained between tests.

The clock input is the waveform shown.

The clock input is the waveform shown.

So in addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.

So in addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.

ELECTRICAL CHARACTERISTICS Supply Voltage -5.2 V

The MC12513 has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 100-ohm resistor to -2.0 Vdc.

mAdc Vdc Vdc

100

Continuous

0 to VILmin

Rating

Symbol VEE <u>ا</u> > 0

Ratings above which device life may be impaired.

Power Supply Voltage (VCC = 0)

Input Voltage (VCC = 0) Output Source Current

Characteristic

MAXIMUM RATINGS

								_	Lo	_				_	_		-		_				10				_	_	l						
	r—		1-	T-	т.	,		Gnd	1,16	9	1,16	_	_	9	9	9	1,16	1,16	1,16		•	-	1,16	1,16	1,16	1,16	1,16	9	1,16	1,16	9	1,16	1,16	1,16	9
		3	_	-0.40	-0.40			HO_	1	-		1 ;	:		:	1	:		!	!	1		1		-	1	1	7	:	1	1	-		1 :	
	ΑE	3	-	16	1			101				:	1		:	1			7	-	i	:		:					1	1	7		-	1 :	Ŀ
		_	. 1.'.	-0.25	-0.25	310			:		1		:		:		,		:	:	!			1	14	,	!	:	:	1	÷		-		1
		٧.	-5.2	-5.2	-5.2		2	VEE	∞	∞	∞-		-	∞	∞	∞	∞	œ	8,15	2.	8,12	8,13	∞	∞	8	∞	∞	∞	∞	∞	∞	89	8	00 00	00
ALUES		111/	4	4 4	_	91	22 5	VIHT VILT VEE	:	1		1 1	:			1		1	ı		!	:	1	1			1	ì	1	1	i	-	-	9,10	1
NT V		!	-3.2	-3.2	-3.2	0	2	V _{IH} T	;	1	ı	1			;	1			:	1	:		,	1	٠	1	:	i	i	i	5	9,10	9,10	1 1	L
URRE	Volts	>	4.7	4.7	4.7]	, , ,	<u>></u> اد		1	:	1 1	,		:	1	-	-	1	,	,	1	6	10	,	9,10	9,10		9,10	9,10	ı	i	+	1 1	_
AGE/(۶	,	-2.8	-28	-2.8	1	- T	> =	1	:	i	: :	:		:		6	10	į				1		,	:	1		:	ı	,	ï	1		
TEST VOLTAGE/CURRENT VALUES			-1.500	-1475	-1.400	1	במאפו	'IL Amax							1					i		1							1	i		,	-	11,12,13	
Ţ		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-1.255	-1 105	-1.000	1001	IEST VOLTAGE/CORRENT APPLIED TO PINS LISTED BELOW	VILmin VIHAmin VILAmax VIH	i	-	1		:		ı				,						4					1	:	11,12,13	11,12,13		l
		>	-2.020	\perp	+	1 1 1 1	2	Lmin V		2			-	4	4	ιn	-			-	,	,	1		-	11,12,13	11,12,13	4	11,12,13	11,12,13	2	-	-		4
				+	+			V ₁ Hmax V		4	15	- 5	13.	2	D.	4			_	_						-	111	2	-	=	4	,		1 1	co
_		>	-55°C	1		-		Unit	mAdc	mAdc	"Adc		_	mAdc	mAdc	mAdc	μAdc	иAdc	"Adc	_	_		mAdc	mAdc	Vdc	Vdc	Vdc	Vdc	Vdc	Vdc	Vdc	Vdc	Vdc	Vdc	mAdc
		@Test	36	+24	+125°C			Max	È	È	y'n			È	È	È	/11	ήn	411				È	É	>		-0.630 V	>		-1.545 V	4.54 V	>	>	-1.525 V	-
		۰					+125°C	H							_									.0			-	- 2	-		4	- 98	85	7 7	1
_	_	_					_	Ν		-			-	_	:	-	,				-	-	-1.6	-1.6	0.0		-0.865	-2.2	-	0 -1.920	0	-0.885	-0.885	0 0	-65
00	,	್ಯ				13		Max		5.2	250		_	5.0	5.0	2.5	100	100	1			-		1	-1.160	-0.780	-0.780	1	-1.620	-1.620	4.40	-	:	-1.600	-20
176	2	125				MC12513	+25°C	Typ	-62	1	1	: 1	1		:	!	1	i	!	:		1	1	1	1	j	1	i	i	1	1	1	i	()	Ŀ
GE +0 ±17E		-55 to +125	70					Σ	-80	1	1	1 :		2.0	2.0	1.0	1	ř	-10		•	-	-1.6	-1.6	-1.360	-0.970	-0.970	-2.5	-1.950	-1.950	ı	-0.990	066.0-	1 1	-65
	stg	TA -55 to +129	c				-55°C	Max		-	i		,	:	1		1	i.	1		ı	1	1	_	1	-0.880	-0.880	1	-1.655	-1.655	-4.20		!	-1.635	-20
ł	-	ou louid		ormance.			39-	Min		1	1	. :	i	-	1			ı	!		;		-1.6	-1.6	:	-1.120	-1.120	-2.8	-2.020	-2.020	1	-1,140	-1.140	: 1	-65
				m perfc		p.d	Under	Test	8	6	15	12	13	4	5	2	6	10	15	=	12	13	0	10	14	2	3	7	2	3	7	2	3	2 %	_
		ings above	-Flops	ired syste				Symbol	lcc1	lcc2	- LNH1			1,NH2		LNH3	- AHVI		INLI				INL2		VBB	VOH1	Θ	V _{ОН2}	VOL1	Θ	VOL2	VОНА	0	^OLA	, so_
Occupant Comment	Storage remperatore rounde	Operating Temperature Range	DC Fan-Out* (Gates and Flip-Flops)	*AC fan-out is limited by desired system performance				Characteristic	Power Supply Drain	Current	Input Current								Leakage Current						Reference Voltage	Logic "1" Output Voltage			Logic "0" Output Voltage			Logic "1" Threshold	Voltage	Logic "0" Threshold	Short Circuit Current

Test outputs of the device must be tested by sequencing through the truth table. All input, power supplyaind ground voltages must be maintained between tests. The clock input is the waveform shown. In addition to meeting the output levels specified, the device must divide by 10 during this test. The clock input is the waveform shown. In addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.

<u>@</u>

Θ

Ą

TEST VOLTAGE/CURRENT VALUES

Temperature @ Test

ELECTRICAL CHARACTERISTICS Supply Voltage +5.0 V

The MC12013 has been designed to meet the dc specifications shown in the rest table after thermal equality and have established Outputs are terminated through a 50-ohm resistor to +3.0 Vdc.

on painting new meeting and	annican in	2 :							ISA I A	1	-	-	-		=		l	-	+			_
theel the oc specifications shown in the	shown in	eu e							Temperature	ature VII	√ma× V	VIHMax VILmin VIHAmin VILAmax	4Amin V		Ξ ×	\ \ \ \	NHT.	VIL VIHT VILT VCC · IL	 20	ر اهر	L 10H	_
here established Outputs are terminated	dimining are	CPI of o							7	-30°C +4	+4.110 +3	+3.070 +	+3.795	+3 500	+2.4	• 0.5	-2.0	+0.8	+5.0 -0.25	25 16	-0 40	
through a 50-ohm resistor to +3.0 Vdc.	3 +3.0 Vdc	D .							Ŧ		+4 190 +3	+3.110 +3	+3.895	-3.525	+2.4	+0.5	+2.0	8 0-	+5 0 -0 25	25 16	-0 40	16
									Ŧ	+85°C +4	+4.300 +3	+3.135 +:	+3.965	+3.560	+2.4	-0.5	.20	9.0	-5.0 -0.25	25 16	-0.40	10
		p.u				MC12013			-													
		Under	-3	30°C		+25°C		+85°C	ي			TEST V	OLTAGE	TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW:	T APPL	IED TO	PINSL	ISTED (BELOW			>
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Μin	Max	Unit	VIH max VI	VILmin VIHAmin VILAmax	4Amin V) E	VII VIHT VIIT	> 1		V	Ē	Į,	9 6
Power Suppry Dram	1001	αc			-80	29				mAde					┺	-	-		ı	+	╁	+
Current	200	0			3	3	5.2					2					-	- 6	2 10			0 00
Input Current	- HZH	15					250			Adc	15				-	-	ŀ	-	1.16	L	L	00
		Ξ					_	_			=	-						-				,
		12									12							-				
		13					-			-	13							_	_			-
	¹ 1NH2	4			2.0		5.0				4.5					_		9		L	L	00
		10			2.0		5.0		-	mAdc 4	1.5		-			_		9		_		∞
	LINH3	ທ			1.0		2.5		-	mAdc	4	2						9		_	_	00
	1NH4	o :					100			µAdc					6			-	1,16	-	-	8
		01					100		*	"Adc					10		-	-	91			00
Leakage Carrent	-INF	15			-10				*	-Adc								-	1,16			8,15
		-										1	• • • •									8,11
		2 5			-				-	-			-									8,12
		2 .				J			+	-	-	-			1	+	+	+	+	+	1	0.0
	INF2	ກ :	9 1		9 -			9 -	-	mAdc						о		-	1,16			∞
		0.	9 -		9 -			91-	-	mAdc						10	-	-	1,16			00
Reference Voltage	VBB	14	!		3.67		3.87			Vdc								_	1.16 14	_		00
Logic "1" Output Voltage	> HO 1	2	3.900	4.110	4.000		4.190			Vdc	11,	11,12,13				9,10	-	-	91.1			00
	Э	~	3.900	4.110	4.000		4.190		4.330	Vdc	=	11,12,13			_	9,10	_	-	1,16			00
	V _{ОН2}	7	2.4		2.6			2.8		Vac	2	4						9	_	-	7	00
Logic "0" Output Voltage	Voli	2	3.070	3.385	3.110		3.410	_		Vdc	111,	11,12,13	-			9,10		1,16	9	_		ω
	Θ	3	3.070	3.385	3.110		3.410	3.135	3.445	Vdc	Ξ.	11,12,13				9,10		1,16	9			∞
	VOL2	7		0.94			0.80		0.72	Vdc	4	5						9		7	_	80
Logic "1" Threshold	VOHA	2	3.880		3.980			4.050		Vdc		=	11,12,13			6	10	1.16	9		_	∞
Voltage	0	е	3.880		3.980			4.050		Vdc		-1	12,13			6	9,10	1,16	9			∞
Logic "0" Threshold Voltage	^ ⊙c^ ©	2 0		3.405			3.430		3.465	Vdc				11,12,13	: .		6 0	9,10 1,16	9 9			00 00
Short Circuit Current	NO.	7	-65	-20	-65		-20	-65	+	1	20	4			t	7	+			+	1	α
									┪			-			-	-	-	<u>}</u>	-		_	2

① Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests.

The clock input is the waveform shown.

The clock input is the waveform shown.

Some addition to meeting the output levels specified, the device must divide by 10 during this test. The clock input is the waveform shown.

Some addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.

MC12013, MC12513 (continued)

SWITCHING CHARACTERISTICS

		Pin					MC1	2013					TEST	VOLTA	SES/WAV	EFORMS	APPLIED '	OPINS	ISTED BE	LOW
		Under		-30°C			+25°C			+85°C			Pulse	Pulse	Pulse	VIHmin	VILmin	VF	VEE	Vcc
Characteristic	Symbol	Test	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Gen. 1	Gen. 2	Gen. 3	†	t	-3.0 V	-3.0 V	+2.0
Propagation Delay	115+2+	2					5.3	8.1		-		ns	15	-		-	11,12,13	9,10	8	1,6,16
(See Figures 3 and 5)		1					5.0	7.5		1		1 1	15				11,12,13	9,10	8	1,6,16
(See Figures 3 and 5)	115+2-	5			l		5.7	8.1					A .				l		8	1,6,16
	15+7+	1 4					4.1	6.5					A		_				8	1,6,16
	15-7-							0.5				ns	15			-		9.10	8	1.6.16
Setup Time	1setup1	11				5.0	1.5		-	-				1	-		11,12,13	3,10		1.6.16
(See Figures 4 and 5)	¹setup2	9		-	-	5.0	2.0	-				ns	15				11,12,13			
Release Time	trel1	11				5.0	1.5		-			ns	15			-		9,10	8	1,6,16
(See Figures 4 and 5)	tret2	9	-	_		5.0	2.0	-			-	ns	15			-	11,12,13		8	1,6,16
	'rei2						600			550		MHz				11			- 8	16
Toggle Frequency	^f ma×	2		600	-	550	600			550	1	IVIPAZ				l '''			-	
(Figure 6 11)	1	1		Į.	1	1	1					1	1	1	1	4		i		

^{*}Test inputs sequentially, with Pulse Generator 2 or 3 as indicated connected to input under test, and the voltage indicated applied to the other input(s) of the same type (i.e., MECL or MTTL).

t	-30°C	+25°C	+85°C		
VIHmin	+1.03	+1.115	+1.20	Vdc	l
† V _{ILmin}	+0.175	+0.200	+0.235	Vdc	

SWITCHING CHARACTERISTICS

	Symbol	Pin Under Test	MC12513								TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED BELOW:									
			-55°C		+25°C		+125°C			Pulse	Pulse	Pulse	Villmin	VILmin	VF	VEE	Vcc			
Characteristic			Min	Тур	Max	Min	Тур	Max	Min	Түр	Max	Unit Ge	Gen. 1	Gen. 2	Gen. 3	1	t	-3.0 V	-3.0 V	+2.0
Propagation Delay	115+2+	2					5.3	8.1				ns	15			-	11,12,13	9.10	8	1,6,16
(See Figures 3 and 5)	115+2-	2					5.0	7.5			ł	1	15		-		11,12,13	9,10	8	1,6,16
	15+7+	7	-	ĺ		l	5.7	8.1				1 1	A	-		ĺ	1		8	1,6.16
	15-7-	7					4.1	6.5			-	1	A						8	1,6,16
Setup Time	1setup1	11			-	5.0	1.5					ns	15		Ī			9,10	8	1,6,16
(See Figures 4 and 5)	tsetup2	9	ļ			5.0	2.0					ns	15				11,12.13		8	1,6.16
Release Time	trel1	11				5.0	1.5					ns	15					9,10	8	1,6.16
(See Figures 4 and 5)	tret2	9			ļ	5.0	2.0					ns	15			-	11,12.13		8	1,6,16
Toggle Frequency (Figure 6 11)	fmax	2		600	-	5 50	600			550		MH2				11			8	16

^{*}Test inputs sequentially, with Pulse Generator 2 or 3 as indicated connected to input under test, and the voltage indicated applied to the other inputs of the same type (i.e. MECL or MTTL).

1	55°C	+25 ^O C	+125°C		
VIHmin	+1.02	+1.15	+1.27	Vdc	l
1 VILmin	+0 165	+0.215	+0.260	Vdc	l

FIGURE 3 – AC VOLTAGE WAVEFORMS




FIGURE 4 - SETUP AND RELEASE TIME WAVEFORMS





FIGURE 5 - AC TEST CIRCUIT







FIGURE 6 - MAXIMUM FREQUENCY TEST CIRCUIT (÷ 11)





APPLICATIONS INFORMATION

The primary application of the MC12013/MC12513 is as a high speed variable modulus prescaler in the divide by N section of a phase locked loop synthesizer used as the local oscillator of two way radios. The theory and advantages of variable modulus prescaling, along with typical applications, are covered in detail on the data sheet for the MC12012.

Proper VHF termination techniques should be followed when the clock is separated from the prescaler by any appreciable distance.

In its basic form, the MC12013/MC12513 will divide by 10 or 11. Division by 10 occurs when anyone or all of the five gate inputs E1 through E5 are high. Division by 11 occurs when all inputs E1 through E5 are low. (Unconnected MTTL inputs are normally high, unconnected MECL inputs are normally low.) With the addition of extra parts, many different division configurations may be obtained (20/21, 40/41, 50/51, 100/101, etc.). A few of the many configurations are shown below.

FIGURE 8 - ÷ 10/11 13 0 F 1 Q1 Q2 Q3 Q4 12 0.4 0 E2 0 11 0 E3 0 0 1 10 0 0 0 1 E 4 0 o 1 9 Enable = 0 o 0 E 5 ũ4 Enable = 1 15 0 1 0 ō 0 1 0 0 0 0 0 MECL 0 0 0 to 0 0 MTTL Translator

Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

FIGURE 9 - ÷ 20/21





FIGURE 10 - ÷ 40/41







MOTOROLA Semiconductor Products Inc.

COUNTER CONTROL LOGIC MC12014 MC12514

The MC12014/MC12514 monolithic counter control logic unit is designed for use with the MC12012 Two-Modulus Prescaler and the MC4016 Programmable Counter to accomplish direct high-frequency programming. The MC12014/MC12514 consists of a zero detector which controls the modulus of the MC12012, and an early decode function which controls the MC4016. The early decode feature also increases the useful frequency range of the MC4016 from 8.0 MHz to 25 MHz.






MAXIMUM RATINGS

Rating	Symbol	Unit
Supply Operating Voltage Range	4.75 to 5.25	Vdc
Supply Voltage	+7.0	Vdc
Input Voltage	+5.5	Vdc
Output Voltage	+5.5	Vdc
Operating Temperature Range	0 to +75	°C
Storage Temperature Range	-65 to +150	°C
Maximum Junction Temperature	+150	°C
Thermal Resistance – Junction to Case (0 JC)	0.05	^O C/mW
Thermal Resistance – Junction to Ambient (θ _{JA})	0.15	^O C/mW

FIGURE 1 - TYPICAL FREQUENCY SYNTHESIZER APPLICATION



ELECTRICAL CHARACTERISTICS

Test procedures are shown for the $f_{\rm in}$, \vec{z} 0. 81 and P1 inputs. All other inputs are tested in the same manner as the Z0 input.

2 2 2 2 2

					20	020				Ĕ	ST CUF	RENT/V	OLTA	3E VA	TEST CURRENT/VOLTAGE VALUES (All Temperatures)	emperat	ures)		
						22	E _O	· γ	Αm						Volts				
					3 0	G 23			101	-HO	2	V _{IL}	, H	Y H	V HH	200	VCCL	У ССН	
							ž	MC12514	16	-0.4	-10	0.5	2.4	5.5	4.5	5.0	4.5	5.5	
							Ž	MC12014	16	-0.4	-10	0.5	2.4	5.5	4.5	5.0	4.75	5.25	
		Pin	MC128	MC12514 Test Limits -55 to +125°C	Limits 50C	MC12014 Test Limits 0 to +75°C	14 Test to +75 ^c	Limits		TEST	CURR	ENT/VOL	TAGE	APPLI	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW	LISTE) BELOW		
Characteristic	Symbol	Test	Min	Max	Unit	Min	Max	Unit	lor.	HO!	<u>ا</u> د	VIL	ž Ž	V H	VRH	Vcc	VCCL	У ССН	Gnd
Input Forward Current	3	-	-6.4	-	mAdc	-6.4		mAdc	ı	:		-	1	-	í	1	1	16	8,10
		5	-1.6	ì	-	-1.6	1	_	ı	1	į	2	1	ı	ı	ı	ı		8
		0 4	1.6		-	-1.6 -1.6	i I	_		1 1	1 1	0 4	1 1	1 1	1 1	1.1	1 }	-	1,8,11,12,13
Leakage Current		-		160	uAdc .	1	t^{-}	#Adc	-	1	1	1	-	1	-	1	-	16	8,10
	:	2	1	40	_	1	40		1	1	1	1	2	ı	l	1	1	_	8
		10	1		_,	1	_	-	1	ı	1	ı	10	ı	ı	ı	ı	_	1,8,11,12,13
		14	ı	_	-	ļ	-	-	ı	1	ì	ı	14	ı	-	-		-	1,8,11,12,13
	- H	- 0	1	0.1	mAdc	ı	1.0	mAdc	ı		1	1	ı	- 0	ı	ı	1	9-	ω α
		7 2	1 1			!!			1 1	1 1	1 1	1 1	l l	10	1 1	1	1 1		1.8.11.12.13
		7	1	-	-	I	-	_	1	Ę	ı	ı	-1	14	1	ı	ı	-	1,8,11,12,13
Clamp Voltage	ZI.V	-	-	-1.2	Vdc	Т	-1.2	Vdc	1	1	-	1	1	1	-	1	16		8
	?	2	1	_	_	i.	_	_	1	1	2	!	1	1	1	ı		ı	
		9 5		-	_	1		-	1	1	2 5	1 1	1 1	1 1	1 (1 1	-	!	-
		!		-	-		-	-			:			T			-		-
Output Voltage	· · · · · · · · · · · · · · · · · · ·	7	ı	0.5	Vdc	1	0.5	Vdc	7	1	ı	11,12,13	1	1	2,3,4,5,10	1	16	i	80
	,	6	ı	0.5	Vdc	1	0.5	Vdc	6	1	1	11,12,13	ı	ı	10,14	1	16	nees	8
	νон	7	2.4	ı	Vdc	2.4	1	Vdc	1	Ĺ	ı	2,3,4,5	1	-	9	ı	16	ı	ω (
		••6	2.4	-	Vdc	2.4	1	Vdc	ı	6	ı	ı	ı	ı	11,12,13	ı	٩	-	æ
Short-Circuit Current	so,	7.6	-65 -65	-20 -20	Vdc Vdc	92	-20	Vdc Vdc	1 1	1 1	1 1	2,3,4,5	i i	1 1	6 11,12,13	16	1 1	1 1	7,8 8,9
Power Requirements	-	161		Ж	mAdc		×	mAdc	1	1	,	ı	-		1	16	1	1	6.8.10

 \bullet Output level to be measured after waveform 1 is applied to f_{in} , pin 1. $\bullet \bullet$ Output level to be measured after waveform 2 is applied to f_{in} , pin 1. \bullet Current to be measured after waveform 1 is applied to f_{in} , pin 1.

VIL VIL

Waveform 2:

Waveform 1:

_ \ __

MC12014, MC12514 (continued)


AC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5.0 Vdc, waveform letters refer to waveforms on next page.)

		Ur	in nder est	-55		12514			,	-0-	Pulse	Gen. 1	Pulse	Gen. 2	Pulse	Out	Voltage Appl Listed E	
Characteristic	Symbol	In	Out	Min	Max	Min	+25°C	Max	Min	5°C Max	Wave- form	Pin	Wave- form	Pin	Wave- form	Pin	V _{II} = 0.5 V	V _{IH} = 2.4 V
Propagation Delay	tPLH1	1	9	-	16	-	10	15	-	19	Α	1	J	10	К	9	11,12,13	14
	tPHL1	1	9		17	-	11	16	_	18	Α	1	J	10	К	9	11,12,13	14
	tPLH2	2 3 4 5	7	-	12	-	8.5	12	- - -	17	Î	1	H 	2 3 4 5	L	7	3,4,5,11,12,13 2,4,5,11,12,13 2,3,5,11,12,13 2,3,4,11,12,13	6,10,14
	tPHL2	1	7	-	17		11	16	-	19	A	1	Н	2	L	7	3,4,5,11,12,13	6,10,14
	tPLH3	6	7	-	17	-	11	16	-	20	Α	1	J	6	L	7	2,3,4,5,11,12,13	10,14
Setup Time	^t setup"1"	10 11 12 13 14	1 1 1 1	-	-	- - - -	1.0 7.0 1.0	2.0	-		Î	1	B 	10 11 12 13 14	G F G	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 ↓ 10
	^t setup''0''	10 11 12 13 14	-	1 1 1 1 1	-	-	4.5 5.0 4.5	8.0 9.0 4 8.0	-	-	Î		υ •	10 11 12 13 14	F G ▼ F	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 10
Hold Time	thold"1"	10 11 12 13 14		- :	-	-	4.0 5.0 4.0	8.0 10 8.0	-		Î		0	10 11 12 13 14	G F → G	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 10
	thold"0"	10 11 12 13 14		-	11111	1 1 1 1 1	1.0 7.5 1.0	2.0	1 1 1 1		Î	1	E 	10 11 12 13 14	F G - F	9 —	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 ↓ 10

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc}$, waveform letters refer to waveforms on next page.)

		U	in nder				Test L	_			Pulse (Gen. 1	Pulse (Gen. 2	Pulse	Out	Voltage Appl Listed E	
	1	1	est	0	°C		+25°C		+7	5°C	Wave	T	Wave-		Wave-			l
Characteristic	Symbol	In	Out	Min	Max	Min	Тур	Max	Min	Max	form	Pin	form	Pin	form	Pin	V _{IL} = 0.5 V	V _{IH} = 2.4 V
Propagation Delay	tPLH1	1	9	-	15	-	10	15	_	17	Α	1	J	10	к	9	11,12,13	14
	tPHL1	1	9	-	16	_	11	16	-	18	А	1	J	10	К	9	11,12,13	14
	tPLH2	3	7	-	12	-	8.5	12	-	14	Î	1	Ħ	2	L	7	3,4,5,11,12,13 2,4,5,11,12,13	6,10,14
		5		_	1	_	†	†	-	*	†	†	†	4 5	+		2,3,5,11,12,13 2,3,4,11,12,13	†
	tPHL2	1	7	-	16	-	11	16	-	18	Α	1	Н	2	L	7	3,4,5,11,12,13	6,10,14
	tPLH3	6	7	~	16	-	11	16	-	18	Α	1	J	6	L	7	2,3,4,5,11,12,13	10,14
Setup Time	^t setup''1''	10 11	_	-	_	-	1.0 7.0	2.0 12	-	***	î	1	B	10 11	G F	9	11,12,13 12,13	14 10.14
		12	-		-	-	1	Ī		-				12 13	l l		11,13 11,12	Į.
		14	-	-	~	-	1.0	2.0	-		١	١ ٧	1	14	Ġ	*	11,12,13	10
	setup"0"	10 11			-	1 1	4.5 5.0	8.0 9.0	-	-	Â	1	С	10 11	F G	9	11,12,13 12,13	14 10,14
		12 13 14	_	-	-	_	4.5	8.0	-	_	╽			12 13 14	ţ	ļ	11,13 11,12 11,12,13	10
Hold Time	thold"1"	10	-	-	-		4.0	8.0	-	_	A	1	D.	10	G	9	11,12,13	14
		11 12 13	-		-	-	5.0	10	-	_				11 12	F		12,13 11,13	10,14
		14	_	_	_		4.0	8.0	_		♦	🕴	🕴	13 14	G	+	11,12 11,12,13	10
	thold"0"	10 11		-		-	1.0 7.5	2.0 14		-	Â	1	E	10 11	F G	9	11,12,13 12.13	14 10,14
		12 13	-	-		-	•	+	-	-				12 13			11,13 11,12	↓
		14		-		-	1.0	2.0			1	1	1	14	F	1	11,12,13	10

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




APPLICATIONS INFORMATION

The MC12014/MC12514 Counter Control Logic incorporates two features for enhancing operation of the MC4016/MC4018 Programmable Counters. Maximum operating frequency of the counters is limited by the time

required for re-programming at the end of each countdown cycle. Operation can be extended to approximately 25 MHz by using the "early decode" feature included in the MC12014. The appropriate connections are shown in

FIGURE 2 - INCREASING THE OPERATING RANGE OF MC4016/MC4018 PROGRAMMABLE COUNTERS USING MC12014/MC12514



 $^{^{1}}$ See the MC4016/4018 data sheet for additional information.

Figure 2. Only three counter stages are shown; however, up to eight stages can be satisfactorily cascaded. Note the following differences between this and the non-extended method: the counter gate inputs are not connected to the input clock; all parallel enables are connected to the Q output (fout) of a type-D flip-flop formed by gates G2 through G7 in the MC12014 package; the bus terminal of the least significant stage is grounded; all other bus terminals and one internal resistor, R, are connected together and serve as a data input, B1, to the flip-flop. Four additional data inputs, $\overline{P0}$ through $\overline{P3}$, serve to decode the "two" state of the least significant counter stage. Circuit operation is illustrated in waveforms of Figure 2, where the timing for the end of a count-down cycle is shown in expanded form. The counter parallel inputs are assumed to have N = 245programmed. Timing is not shown for the third stage since it has already been counted down to the all zero state. As the next-to-least significant stage reaches zero, the common bus line goes high. Count down of the least significant stage continues until the "two" state is reached, causing the remaining data inputs to the flip-flop to go high. The next-to-last clock pulse of the cycle then triggers the flip-flop $\overline{\mathbb{Q}}$ output low. This takes the parallel enables of all three counter stages low, resetting the programmed data to the outputs. The next input pulse clocks Q back to the high state since the data inputs to the flipflop are no longer all high. The resulting negative output pulse at fout is one input clock period in duration. Note that division by N equal to 001 or 002 is not available using this method.

The frequency synthesizer shown in Figure 8 requires that the programmable counters be quickly stopped after reaching their terminal (zero) count. This can be simply accomplished by taking the master reset of all stages low at the appropriate time. The bus output of the counters could be used for this function since a transition there signals the end of a count-down sequence. However, due to the relatively long delay between the last positive clock

transition and the bus transition a faster method is required in this application.

The "zero detection" feature of the MC12014 provides a convenient means of implementing a faster method. Gates G12 through G19 form a latch whose output goes high if B2 is high and low logic levels are applied to the Z0 thru Z3 inputs. When once set to a one by appropriate input conditions, the output of G19 remains high until it is reset by the circuit comprised of gates G8 through G11. Note that since the required information is stored, the counter can be allowed to continue cycling.

The G8-G11 circuit monitors the G7 output of the "early decode" type D flip-flop. When the counter stage connected to the $\overline{P0}$ thru $\overline{P3}$ inputs has counted down to its two state the output of G7 goes high; this enables the G8-G11 circuitry and the next positive clock transition causes the output of G11 to go high, resetting the output of G19 to zero.

Operation of the Counter Control Logic can be further clarified by considering a typical system application for programmable counters illustrated in the frequency synthesizer shown in Figure 3. There the counter provides a means of digitally selecting some integral multiple of a stable reference frequency. The circuit phase locks the output, fVCO, of a voltage controlled oscillator to a reference frequency, fref. Circuit operation is such that fVCO = Nfref, where N is the divider ratio of the feedback counter, permitting frequency selection by means of thumbwheel switches.

In many synthesizer applications the VCO is operated at VHF frequencies too high for direct division by TTL counters. In these cases the VCO output is usually prescaled by using a suitable fixed divide-by-M ECL circuit as shown in Figure 4. For this configuration, fVCO = NMfref, where N is variable (programmable) and M is fixed. Design of the optimum loop filter requires that the input reference frequency be as high as possible where the upper limit is established by the required channel




FIGURE 3 -- MTTL PHASE-LOCKED LOOP

2 See Motorola Application Notes AN-535, AN-532, and the MC4344/4044 Data Sheet for detailed explanation of over-all circuit operation





FIGURE 4 - MTTL-MECL PHASE-LOCKED LOOP

spacing. Since $f_{VCO} = Nf_{ref}$ in the non-prescaled case, if N is changed by one, the VCO output changes by f_{ref} , or the synthesizer channel spacing is just equal to f_{ref} . When the prescaler is used as in Figure 4, $f_{VCO} = NMf_{ref}$, and a change of one in N results in the VCO changing by Mf_{ref} , i.e., if f_{ref} is set equal to the minimum permissible channel spacing as is desirable, then only every M channels in a given band can be selected. One solution is to set $f_{ref} = \text{channel spacing/M}$ but this leads to more stringent loop filter requirements.

An alternate approach that avoids this problem is provided by the counter configuration shown in Figure 5. It too uses a prescaler ahead of a programmable counter, however the modulus of the prescaler is now controlled by a third counter, causing it to alternate between M and M + 1. Operation is best explained by assuming that all three counters have been set for the beginning of a cycle: the prescaler for division by (M + 1), the modulus control counter for division by N $_{\rm mc}$, and the programmable counter for division by N $_{\rm pc}$. The prescaler will divide by (M + 1) until the modulus control counter has counted down to

FIGURE 5 — FEEDBACK COUNTERS WITH DUAL MODULUS PRESCALER



zero; at this time, the all zero state is detected and causes the prescaler to divide by M until the programmable counter has also counted down to zero. When this occurs, a cycle is complete and each counter is reset to its original modulus in readiness for the next cycle.

To determine the relationship between f_{out} and f_{in} , let T_1 be the time required for the modulus control counter to reach its terminal count and let T_2 be the remainder of one cycle. That is, T_2 is the time between terminal count in the modulus control counter and terminal count in the programmable counter. When the modulus control counter reaches zero, N_{mc} pulses will have entered it at a rate given by $f_{in}/(M+1)$ pulses/second or T_1 is:

$$T_1 = \frac{(M+1)}{f_{in}} \bullet N_{mc}$$
 (i)

At this time, N_{mc} pulses have also entered the programmable counter and it will reach its terminal counter after (N_{pc} – N_{mc}) more pulses have entered. The rate of entry is now f_{in}/M pulses/second since the prescaler is now dividing by M. From this T₂ is given by:

$$T_2 = \frac{M}{f_{in}} \bullet (N_{pc} - N_{mc})$$
 (2)
Since $f = \frac{1}{T}$:

$$f_{out} = \frac{1}{T_{total}} = \frac{1}{T_1 + T_2} = \frac{1}{\frac{(M+1)N_{mc}}{f_{in}} + \frac{M(N_{pc} - N_{mc})}{f_{in}}}$$
 (3)

$$\begin{split} f_{out} &= \frac{f_{in}}{(M+1)N_{mc} + M(N_{pc} - N_{mc})} \\ &= \frac{f_{in}}{MN_{mc} + N_{mc} + MN_{pc} - MN_{mc}} \\ &= \frac{f_{in}}{MN_{pc} + N_{mc}} \end{split}$$

In terms of the synthesizer application, $f_{VCO} = (MN_{pc} + N_{mc}) f_{ref}$ and channels can be selected every f_{ref} by letting N_{pc} and N_{mc} take on suitable integer values, including zero.

A simplified example of this technique is shown in Figure 6. The MC12012 Dual Modulus Prescaler divides by either 10 or 11 when connected as shown in Figure 6. If the E3 and E4 Enable inputs are high at the start of a prescaler cycle, division by 10 results; if the Enable inputs are low at the beginning of the cycle, division by 11 results. The zero detection circuitry of the MC12014 Counter Control Logic is connected to monitor the outputs of the modulus control counter; this provides a suitable enable signal at E0 as the modulus control counter reaches its terminal (zero) count. The remainder of the MC12014 is connected to extend the operating frequency of the programmable counter chain. Appropriate waveforms for division by 43 are shown in Figure 7a.

The beginning of the timing diagram indicates circuit

status just prior to the end of a countdown cycle, i.e., the modulus control counter has been counted down to one and the programmable counter is in the two state. The next positive transition from the prescaler (f1 in the timing diagram) then initiates the following sequence of events. Since the two state of the programmable counter enables the early decode circuitry in the MC12014, the positive f1 transition causes fout to go low. Since fout is connected to the Parallel Enables of all the MC4016 counters this low signal will re-program the counters in readiness for another cycle. However, due to the propagation time through the decode circuitry, the programmable and modulus control counters are briefly decremented to one and zero, respectively, before re-programming occurs. The momentary zero state of the modulus control counter is detected, setting $E_{\mbox{\scriptsize O}}$ of the MC12014 high, enabling the MC12012 for division by ten during its next cycle. After eleven more fin pulses (EO went high after the beginning of the prescaler cycle and so doesn't change the modulus until the next prescaler cycle), f1 again goes high, causing fout to return to the one state. This releases the Parallel Enables and simultaneously resets EO to zero. However, since EO was high when the current prescaler cycle began, the next positive f1 transition occurs only ten fin pulses later. Subsequent f1 transitions now decrement the MC-4016 counters down through another cycle with the prescaler dividing by eleven. From the waveforms, 11 + 10 + 11 + 11 = 43 input pulses occur for each output pulse.

Division by 42 is shown in Figure 7b. Operation is similar except that the modulus control counter reaches its terminal count one f1 cycle earlier than before. Since




FIGURE 6 – FREQUENCY DIVISION: $f_0 = f_{in}/(MN_{pc} + N_{mc})$

FIGURE 7a - DIVISION BY 43





FIGURE 7b - DIVISION BY 42



 E_O is reset by the trailing edge of the f_{out} pulse, E_O now remains high for two prescaler cycles leading to 10 + 10 + 11 + 11 = 42 input pulses for each output pulse.

Other combinations lead to similar results, however note that N_{pc} must be greater than or equal to N_{mc} for operation as described. If N_{mc} is greater than N_{pc} erroneous results are obtained, however this is not a serious restriction since N_{pc} is greater than N_{mc} in most practical applications.

The synthesizer shown in Figure 8 generates frequencies in the range from 144 to 178 MHz with 30 kHz channel spacing. It uses the dual modulus prescaler approach discussed earlier. General synthesizer design considerations are detailed in the publications listed in footnote 2, hence

only the feedback counter is discussed here. Requirements for the feedback divider are determined from:

$$Minimum \ Divider \ Ratio = N_{Tmin} = \frac{144.00 \ MHz}{30 \ kHz} = 4800$$

Maximum Divider Ratio =
$$N_{Tmax} = \frac{177.99 \text{ MHz}}{30 \text{ kHz}} = 5933$$

If the prescaler divides by at least ten, the maximum input frequency to the TTL counters will be 17.799 MHz, allowing use of MC4016 Programmable Counters with the MC12014 frequency extension feature.




FIGURE	9	 Nac	PROM	PROGR	AMMING
HOOME	J	J. D.C.	I NOW	rnoun	MIVIIVIIIVG

r																					
	sw	sw	Γ	SI	N #	1	Γ	SV	N #	2	PROM	Γ		P	RO	M	OU.	ΤΡι	JΤ]
	#1	#2			Α5	Α4	А3	Α2	Α1	Α0	WORD		M.	S.B		Γ	L.	S.B		Npc	1
(144 MHz)		4	0	1	0	0	0	1	0	0	4	0	1	0	0	1	0	0	0	48	48
I	4		0	1	0	0	0	1	0	1	5	0	1	0	0	1	0	0	0	48	1
1	4		0	1	0	0	0	. 1	1	0	- 6	0	_1	0	0	1	0	0	0	48	J
İ	4		0	1	0	0	0	1	1	1	7	0	1	0	0	1	0	0	1	49	1
	4		0	1	0	0	1	0	0	0	8	0	1	0	0	1	0	0	1	49	1
	4		0	1	0	0	1	0	0	1	9	0	1	0	0	1	0	Ü	1	49	
	5		0	1	0	1	0	0	0	0	16	0	1	0	1	0	0	0	0	50]
l	5		0	1	0	1	0	0	0	1	17	0	1	0	1	0	0	0	0	50	
	5		0	1	0	1	0	0	1	0	18	0	1	0	1	0	0	0	0	50	
1	5		0	1	0	1	0	0	1	1	19	0	1	0	1	0	0	0	1	51	
	5		0	1	0	1	0	1	0	0	20	0	1	0	1	0	0	0	1	51	1
	5		0	1	0	1	0	1	0	1	21	0	1	0	1	0	0	0	1	51	_
1	5		0	1	0	1	0	1	1	0	22	0	1	0	1	0	0	1	0	52	1
1	5		0	1	0	1	0	1	1	1	23	0	1	0	1	0	0	1	0	52	1
	5		0	_1	0	1	1	0	0	0	24	0	1	0	1	0	0	1	0	52]
	5		0	1	0	1	1	0	0	1	25	0	1	0	1	0	0	1	1	53	
	6		0	1	1	0	0	0	0	0	32	0	1	0	1	0	0	1	1	53	1
				1	1			0	0	1	33	0	1	0	1	0	0	1	1	53	4
	6:		0	1	1	0	0	0	1	0	34	0	1	0	1	0	1	0	0	54	
	6		0	1	1	0	0	0	1	0	35 36	0	1	0	1	0	1	0	0	54 54	1
i		-					$\overline{}$					-						0	0		ł
	65		0	1	1	0	0	1	0	1	37 38	0	1	0	1	0	1	0	1	55	1
	6		0	1	i	0	0	1	i	1	38	0	1	0	1	0	1	0	1	55 55	
	68		0	÷	÷	0	1	ö	·	0	40	0		-	-			-			1
	69		0	1	1	0	1	0	0	1	41	0	1	0	1	0	1	1	0	56 56	
1	70		ō	i	1	1	ö	ō	ő	ò	48	o	i	0	i	0	1	i	ŏ	56	1
1 1	7		0	1	1	1	0	0	0	1	49	0	<u> </u>	0	1	0	<u> </u>	1	1	57	ł
1	7:		o	i	i	i	ő	o	1	ò	50	0	i	0	í	0	i	1	'n	57	
	73		ō	1	1	1	o	ō	i	1	51	0	i	ō	i	0	i	i	i	57	
1	74	4	0	1	1	1	0	1	0	0	52	0	1	0	1	1	0	- <u>-</u> -	0	58	1
	75		ō	1	1	1	ō	1	ō	1	53	0	i	ō	i	i	ō	ō	0	58	
	76	5	0	1	1	1	0	1	1	0	54	0	1	ō	i	1	o	ō	0	58	
(177 MHz)	77	7	0	1	1	1	0	1	1	1	55	0	1	0	1	1	0	0	1	59	590
1 '				_												_			_		, .

The required divider range, 4800 to 5933, is obtained in the following manner: the MC12012 Dual Modulus Prescaler is connected in the divide by 10/11 mode; the modulus control counter uses two MC4016 stages with N_{mc} ranging from 00 to 99, establishing the two least significant digits of N_{T} . The remaining two digits of N_{T} are obtained from a three stage programmable counter generating N_{pc} . The least significant stage of the N_{pc} counter is fixed programmed to zero. The required programming for all remaining stages is derived from four channel selector BCD thumbwheel switches. The relationship between N_{T} and the counters is given by $N_{T}=MN_{pc}+N_{mc}$; for a typical channel, say 144.33 MHz, $N_{T}=4811$ requires that $M=10,\,N_{pc}=480,\,$ and $N_{mc}=11,\,$ or $N_{T}=(10)(480)+11=4811.$

A general problem associated with synthesizer design arises from the fact that there is not always a one-to-one correspondence between the code provided by the channel selector switches and the code required for proper programming of the counters. For instance, in the example above where 144.33 MHz was selected, the channel selector switches are set to 44.33 while the required divider ratio is 4811. There are numerous solutions for a given translation requirement, however the method shown here using read only memories offers a straight-forward design method. While field programmable read only memories (PROMs)³ are shown, they would normally be used only during development; suitable fixed ROMs are more economical in production quantities. The design procedure for the code conversion is illustrated in Figure 9. The required pro-

³ See the MCM5003 data sheet and AN-550 for details of operation; briefly, one of 64 eight-bit output words is selected by a six-bit address applied to the input. The word located at each address can be field programmed by the user.

FIGURE 10 - N_{mc} PROM # 1 PROGRAMMING

	SW	SW		S۷	V #3	3		SW	#4		PROM			Р	RO	M C	UT	PU	T	
	#3	#4			Α5	Α4	А3	Α2	Α1	Α0	WORD		M.S	5.B			L.S	S.B.		Nmo
(144)	. (00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00
	. 0	3	0	0	0	0	0	0	1	1	3	0	0	0	0	0	0	0	1	01
	.0	6	0	0	0	0	0	1_	1	0	6	0	0	0	0	0	0	1	0	02
	.0	9	0	0	0	0	1	0	0	1	9	0	0	0	0	0	0	1	1	03
		12	0	0	0	1	0	0	1	0	18	0	0	0	0	0	1	0	0	04
	.1	15	0	0	0	1	0	1	0	1_	21	0	0	0	0	0	1	0	1	
		18	0	0	0	1	1	0	0	0	24	0	0	0	0	0	1	1	0	06
		2 1	0	0	1	0	0	0	0	1	33	0	0	0	0	0	1	1	1	08
		24	0	0	1	0	0	_1_	0	0	36	0	0	0		<u>-</u>				
		27	0	0	1	0	0	1	1	1	39	0	0	0	0	1 0	0	0	1	10
		30	0	0	1	1	0	0	0	0	48 51	0	0	0	1	0	0	0	1	11
		33	0	_	_1_	1_		0		_	54	0	0	0	1	0	0	1	0	12
		36 39	0	0	1	1	0	1	1	0	57	0	0	0	i	0	ő	1	1	13
		12	0	1	ó	ò	Ö	0	1	ò	2	o	0	ō	1	o	1	o	0	14
		45	0	1	0	0	0	1	0	1	5	0	0	0	1	0	1	0	1	15
		48	lő	i	ŏ	ō	1	o	ō	0	8	0	0	0	1	0	1	1	0	16
		51	0	1	0	1	0	0	0	1	17	0	0	0	1	0	_1_	1	1	17
		54	0	1	0	1	0	1	0	0	20	0	0	0	1	1	0	0	0	18
		57	0	1	0	1	0	1	1	1	23	0	0	0	1	1	0	0	1	19
		60	0	1	1	0	0	0	0	0	32	0	0	1	0	0	_0	0	0	20
		63	0	1	1	0	0	0	1	1	35	0	0	1	0	0	0	0	1	22
		66	0	1	1	0	0	1	1	0	38	0	0	1	0	0	0	1	0	2:
	-	69	0		_1	0	1	0	0	1_	41	+			0	0	1	<u></u>	ö	24
		72	0		1	1	0	0	1	0	49 53	0	0	1	0	0	1	0	1	25
		75 78	0	1	1	1	0	1	0	1	56	0	0	i	ő	0	i	1	ò	26
			+-		_					1	1	6	0	1	0	0	1	1	1	2
		81 84	1	_	0	0	0	0	0	ó	4	0	0	1	0	1	ò	ò	ò	28
		87	1	_	0	o	0	i	1	1	7	0	ŏ	- 1	ō	1	0	0	1	29
	-	90	1		0	1	0	0	0	0	16	0	0	1	1	0	0	0	0	30
		93	1		0	i	0	o	1	1	19	0	0	1	1	0	0	0	1	3
		96	1		o	1	0	1	1	0	22	0	0	1	1	0	0	1	0	32
(144)		99	1		o	1	1	0	0	1	25	0	0	1	- 1	0	0	1	1	33

Use with frequency ranges

144.00 -- 144.99 162 00 --162 99 147.99 165.00 147.00 165.99 150.00 150.99 168.00 168.99 171.00 153.99 153.00 156.99 174 00 174 99 177.00 159.99 159.00


gramming for the two most significant digits of N_{DC} is shown versus the code provided by switches #1 and #2 of the channel selector. If the four outputs of switch #2 and the two least significant outputs of switch #1 are regarded as address bits A0 through A5 for an MCM5003 PROM, a memory location can be associated with each switch setting. The required $N_{\mbox{\scriptsize pc}}$ programming for each switch setting is then set into the appropriate memory location by the user. In Figure 9, the required programming has been transferred into a truth table to be used while programming the PROM. A similar result for the N_{mc} programming is shown in Figure 10. Note that the PROM shown, N_{mc} PROM #1, selects only N_{mc} numbers 00 through 33. This means that the synthesizer as shown in Figure 8 selects only the adjacent channels in a one megahertz slice of the total band. The frequency ranges that can be selected using N_{mc} PROM #1 are summarized in Figure 10. For other ranges, N_{mc} PROM #1 must be replaced by one of two additional PROMs required for generating the remaining N_{mc} numbers. Appropriate truth tables along with the ranges they can be used with are shown in Figures 11 and 12.

				ВІ	T			
WORD	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	1	1	-
2	0	0	0	_1	0	1	0	
3	0	0	0	0	0	0	0	1
4	0	0	1	0	1	0	-	
5	0	0	0	1	0	1	0	1
6	0	0	0	0	0	0	1	0
7	0	0	1	0	1	0	0	_1
8	0	0	0	1	0	1	1	0
9	0	0	0	0	0	0	1	1
10			_	_		_	-	-
11			-	-			-	
12	-	-	-	-				_
13			-			-		
14		-			-		-	-
15	~	-	_		-	-	-	
16	0	0	1	1	0	0	0	0
17	0	0	0	1	0	1	1	1
18	0	0	0	0	0	1	0	0
19	0	0	1	1	0	0	0	1
20	0	0	0	1	1	0	0	0
21	0	0	0	0	0	1	0	1
22	0	0	1	1	0	0	1	0
23	0	0	0	1	1	0	0	1
24	0	0	0	0	0	1	1	0
25	0	0	1	1	0	0	1	1
26	<u> </u>			-	-	-		-
27	 	-	-				T -	-
28	1.	-	-	-			_	-
29	-		-	-	-		<u> </u>	_
	-	-	-	+			-	
30		-		-	-	-	-	-
31		0	1	0	0	0	0	0
32	0				0	1	1	1
33	0	0	0	0	-	 ' -	+-	
34	1		-		-	-		1
35	0	0	1	0	0	0	0	0
36	0	0	0	0	1	0	0	1 0
37	1001		-		<u> </u>			-
38	0	0	1	0	0	0	1	0
39	0	0	0	0	1_	0	0	1
40		-				-		-
41	0	0	1	0	0	0	1	1
42	-				<u> </u>		 -	<u> </u>
43	-		-	-	-	-	-	
44			<u> </u>	-	-	-	-	_
45				L-	<u> </u>	-	-	
46		-	~	-		-	<u> </u>	<u> </u>
47	-			_		1 -	1 -	
48	0	0	0	1	0	0	0	0
49	0	0	1	0	0	1	0	0
50			-			-	1 =	-
51	0	0	0	1	0	0	0	1
52	-	[-	_				_	-
53	0	0	1	0	0	1	0	1
54	0	0	0	1	0	0	1	0
55	_	-	-	-		1 -	-	-
56	0	0	1	0	0	1	1	0
57	0	0	0	1	0	0	1	1
58		Ť	1	<u> </u>		-	-	T -
59	+	1	†		1 -	-	T-	_
			1		+	+	+	+
60	+	-	-		-	_		1 -
61		-	+-	+	+-	+-	+-	+-
61	-	-	1=	-	+=		=	=
	-	-	-	-	=		-	-

FIGURE 12 -- N_{mc} PROM #3 TRUTH TABLE


		r	T	T	BIT	· · · · ·		
WORD	7	6	5	4	3	2	1	
0	0	1	1 1	0	0	0	0	(
1	0	1	0	0	0	1	1	1
2	0	0	1-1-	1-1-	0	1	0	1
- 3 - 4	0	1	1	0	0	0	0	1
5	0	1	0	0	1	0	0	1 0
6	10	0	1	1	0	1 1	0	1
7	0	-		0	0	0	1	-
8	0	0	1	0_1	1 0	0	0	1
9	0	1	1	0	0	1 0	1 1	- 0
10	1		† -	1	+ -		+	+-1
11			-		+	†		+
12	1		-	-		†	1	_
13	1				1	1	1	 - -
14	1			-			-	1
15					-			1
16	0	1	0	1	0	0	0	0
17	0	0	7	1	0	1	1	1
18	0	1	1	0	0	1	0	0
19	0	1	0	1	0	0	0	1
20	0	0	1	1	1	0	0	0
21	0	1	1	0	0	1	0	1
22	0	1	0	1	0	0	1	0
23	0	0	1	1	1	0	0	1
24	0	1	1	0	0	1	1	0
25	0	11	0	1	0	0	1	1
26					-			
27		-						
28								-
29								
30	-							
31	11							
32	0	1	0	0	0	0	0	0
33					ļ	Ĺ		
34	0	1	0	1	0	1	0	0
35	0	1	0	0	0	0	0	1
36							-	
37	0	1	0	1	0	1	0	1
38	0	1	0	0	0	0	1	0
39							-	
40	0	1	0	1	0	1	1	0
41	0	1	0	0	0	0	1	1
42		-	-					
43								
44								
45								
46								
48								
49	0	1	0					
50	0	1	0	0	0	1	1	1
51						'	0	0
52	0	1	0		1	0	0	
53	0	1	0	0	0	1	0	0
54				<u> </u>				1
55	0	1	0	1	1			
56	0	1	0	0	0	0	0	1
57				<u> </u>		-'		0_
58					+			
59					+			
60			-+					
61			+			+		
62								
63								
I	L	l lee ···				L		
1	45.02	145	ith freq		ranges.	1000		
	48.02	148	98		3.02 3.02	163.98 166.98		
1	51.02	151.9	98	169	0.02	169.98		
1	54.02	154.9	98	17:	02	172 98 175 98		
	57.02	1579			.02			

WORD 0 1 2 3 4 5 6 7 8 9 10 11 12 13	7 1 0 1 1 0 1 1 0 1 1 0	6 0 1 0 0 1 0 0	5 0 1 0 0 1 0 0	4 0 0 1 0 0 0	3 0 0 0 0	0 1 1 0	1 0 1 0	0 0 1 0 1
1 2 3 4 5 6 7 8 9 10	0 1 1 0 1 1 0	1 0 0 1 0 0	1 0 0 1 0	0 1 0 0	0 0	1 1 0	1 0	1 0
2 3 4 5 6 7 8 9 10	1 0 1 0 1 0	0 0 1 0 0 0	0 0 1 0 0	0 0	0	0	0	0
4 5 6 7 8 9 10 11	0 1 1 0	1 0 0 1	0 0	0		+	0	†
5 6 7 8 9 10 11	1 1 0	0 0 1 0	0	1	1			1 1
6 7 8 9 10 11	1 0 1	0 1 0	0	+		0	0	0
7 8 9 10 11	0	0	-	1 0	0	1	0	1
8 9 10 11	1	0	1		0	0	1	0
9 10 11 12				0	1	0	0	1
10 11 12			0	1	0	1	1	0
11 12		0	0	0	0	0	1	1
12		-	-	 	 -	-	 	+
			-	-	-		+	
	-			-		-		
14	-	<u> </u>			-	1		<u> </u>
15	_				-	-		
16	0	1	1	1	0	0	0	0
1.7	1	0	0	1	0	1	1	1
18	1	0	0	0	0	1	0	0
19	0	1	1	1	0	0	0	1
20	1	0	0	1	1	0	0	0
21	1	0	0	0	0	1	0	1
23	1	0	0	1	0	0	1	0
24	1	0	0	0	0	1	0	0
25	0	1	1	1	0	0	1	1
26								
27		-	-	-	-		-	
28								-
29								-
30				-				
31								
32								
33	1	0	0	0	0	1	1	1
34	0	1	1	1	0	1	0	0
35	-							
36 37	-						-	
38	0	0	0	0	0	0	0	0
39	1	0	0	0	1	0	0	1
40	0	1	1	1	0	1	1	0
41							<u> </u>	-
42	- 1	-						-
43	-				-		-	
44	- 1							
45		I			-	- 1		
46	- 1							
47								
48	1	0	0	1	0	0	0	0
50	0	1_	1	1	0	1	1	1
51	1	0	0	1	0	0	0	1
52	0	1	1		1	-0	0	0
53			\dashv					
54	1	0	0	1	0	0	1	0
55	0	1	1	1	1	0	0	1
56			$\neg \uparrow$	-				
57	1	0	0	0	0	0	1	1
58								-
59								-
60	- I							-
61	- [-		
62								
63				·]]	
60 61 62 63	46 01 49 01	Use w 146		16	ranges: 4.01 7.01	164.9	7	



	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	19.05	19.81	0.750	0.780
В	6.22	6.98	0.245	0.275
С	4.06	5.08	0.160	0.200
D	0.38	0.51	0.015	0.020
F	1.40	1.65	0.055	0.065
G	2.54	BSC	0.100	BSC
Н	0.51	1.14	0.020	0.045
J	0.20	0.31	0.008	0.012
К	3.18	0.30	0.125	0.160
L	7.37	7.87	0.290	0.310
M	-	15 ⁰	-	15 ⁰
N	0.51	1.02	0.020	0.040

CASE 648-03



NOTES:

- LEADS WITHIN 0.13 mm
 (0.005) RADIUS OF TRUE
 POSITION AT SEATING
 PLANE AT MAXIMUM
 MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL

ſ	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	20.70	21.34	0.815	0.840
В	6.10	6.60	0.240	0.260
C	4.06	4.57	0.160	0.180
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100	BSC
Н	1.32	1.83	0.052	0.072
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.37	7.87	0.290	0.310
M	-	10 ⁰	_	10 ⁰
N	0.51	1.02	0.020	0.040
P	0.13	0.38	0.005	0.015
Q	0.51	0.76	0.020	0.030

Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



MOTOROLA Semiconductor Products Inc.

DUAL PRESETTING SYSTEM

MC12020 • MC12520

OFFSET CONTROL

MC12021 • MC12521

OFFSET PROGRAMMER


MC12020 • MC12520


The MC12020/520 is an IF offset control block that provides a digital means of producing automatic IF offset generation for synthesizer tuned transceivers when used in conjunction with the MC12021 or MC12521. It is a modified D-type flip-flop that is capable of two modes of operation. The mode of operation is controlled by the receive/transmit input. When the R/T input is at a logical one level, the part becomes simply a toggle flip-flop and divides by two at both Q and \overline{Q} outputs. With the R/T input at a logical zero level, the Q output becomes a buffer gate that follows the clock input and the \overline{Q} output produces a constant one level. An inverter gate is provided which can be used to invert the clock polarity. This option is to ensure the device can always be clocked on the same edge that clears the counter presets. This device was designed for low frequency operation which allows low power operation. Its maximum current drain is 9.6 mA over temperature.

MC12021 • MC12521

The MC12021/521 is an IF offset programmer that provides a means of producing automatic IF offset generation for synthesizer tuned transceivers when used in conjunction with the MC12020 or the MC12520 control block. The part is an eight-input, four-output data selector. It is the logic implementation of a four-pole, two position switch with the switch position controlled by the enable input. One set of input codes determine the frequency of transmission and is programmable with either switches or circuitry; the other code determines the IF offset frequency. The enable input is controlled by the $\bar{\mathbb{Q}}$ output of the MC12020/520. This device was designed for low frequency operation which allows for low power operation. Maximum current drain is 9.4 mA over temperature.

LOGIC DIAGRAMS






ISSUE A

ELECTRICAL CHARACTERISTICS

Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

• The device must be tested by sequencing

• The device must be tested by sequencing through the tests maintaining power supply and ground voltages between tests. Procedures with (**) are necessary to get device into proper state for testing.



								L			TEST	TEST CURRENT/VOLTAGE VALUES (All Temperatures)	VOLTAC	SE VALUE	S (All Ter	nperature						
										Αm					Volts							
								L	101	HO_	- 10	VIL.	H.>	V.HH	νвн	VILT	VIHT	VCCL	VCCH			
							-	MC12520	80	0.2	-10	9.0	2.4	5.5	4.0	0.7	2.0	4.5	5.5			
							-	MC12020	8.0	0.2	-10	9.0	2.4	5.5	4.0	0.7	2.0	4.75	5.25			
				MC12520		2	MC12020															
		P.		Test Limits	c	-3€	Test Limits -30 to +85°C			_	TEST CUR	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	LTAGE A	PPLIED :	TO PINS L	ISTED BL	:NOT:					
Characteristic	Symbol	Under	Z	Wax	Unit	Σ	Max	Chrit	2	E E	- U	VIL.	HI >	HH.	V _R H	VILT	V _{IH} T	VCCL	V _{ССН}	Pulse 1	Pulse 2	Gnd
Input												<u> </u>	├						;			,
Forward Current	=		-1.0		mAdc	-1.0		mAdc		,	,	- !		1	9	,	ı		4 5	į		
		0 5	-0.75		mAdc	-0.75	!	mAdc - Adc		1	:	1.10					; ;		1 4			
		2	0.1-		mAdc	0.1		mAdc				2	1				1	1	:	1		,
Leakage Current	I.	10		150	"Adc	ı	150	n-Adc			,	-	0	1					4 5	9		
		-	,	-,	μAdc		-	μAdc .		:		:	- !		0				4 5	ı		, ,
		13		-	mAdc .		-	nAdc -				1	13						1 :			,
	ï	10		1.0	mAdc	1	1.0	mAdc		1		-		0		:	ı		4 :	2	! \$	
		:			:	:		;	:	:		0	,	. ,	- !	1	ı		<u> </u>	i	2	
		-		10	mAdc		1.0	mAdc		-	;				0	1	ı		4 :	1	:	
		13		1.0	mAdc	,	1.0	mAdc						13		1			4			
Clamp Voltage	>	-	-1.5		Vdc	-1.5		Vdc			-			1	0	,	:	4	,		,	_ 1
	!	10	-1.5		Vdc	-1.5		Vdc	-		0	:			-	,	,	4	:			<u> </u>
		13	1.5		Vdc	-1.5		Vdc		-	13				1		1	14	-			\
Output	ĩ >	-0		0.5	Vdc	,	0.5	Vdc	2				;			1.10		14	;			7
Output Voltage	,	:				1				1	-				1	-		14		2		` '
		~		9.0	Vdc	;	0.5	Vdc	3		;		,	:		1	1,10	4				` '
		Ξ		0.5	Vdc		0.5	Vdc	11		,						2	4				1
	V HCV	m	2.4		Vdc	2.4		Vcc		m	,				-	1,10	,	14	ı		:	
		io.	2.4		Vdc	2.4	:	Vdc		2				-	i	-	0	4				- 1
		-	2.4		Λdc	2.4	,	Vdc		=						13		14				,
Short-Circuit Current	so.	~	-38		mAdc	-38		mAdc				-			10	,			14	10	1	3,7
•		9	-38		mAdc	-38		mAdc				-			10	i,	1		4			5.7
		11	-38		mAdc	-38		mAdc				13	1	1					4			11'/
Power Requirements (Total Device)										-						-	- 464					
Power Supply	l _P D	4		96	mAdc		9 6	mAdc								1	;	ı	4			,
							1		-	-	-	-										



ELECTRICAL CHARACTERISTICS

Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

Out 2


P 1

113 - 111 - 114 - 115 - 110 - 1

B3 B B2


Enable E Out

9




-	_	_	_	_			4				1			L		_	┙		_			_		1			1			1		
		VCCH	5.5	5.25			CCH	٠	0 y	5 6	2	0 9	0 4	2 3	٠,	ه م	٥		i		1				1		16		9.		92	!
		VCCL	4.5	4.75		,	VCCL VCCL					!	-			:		9 9	٥	۵	16		9	91	16							
		VIHT		2.0			Ŧ														1,2,11,12,	13,14,15	1,2,10,11,	2.9.10.11.	12,14	12,14	2.9,10,11.	12,14	9.10.12.	4		
(Sa	ts	VILT	0.7	0.7	ELOW:		- 1				T			+	_		t	,		+	9.10		5	1,13,15 2	1,11,13,15		1,13,15 2.		1,11,13,15 2,9,10,12,	T		
mperatur	Volts	VRH	4.0	4.0	ISTED BI		I Y	o	,		ŀ	σ		1	-	n.	\dagger							-	=======================================		_		=	-		
ES (All Te		лн /	5.5	5.5	O PINS L	Λ	E				t			1.		. 0	,			\dagger												***************************************
SE VALU		, H	2.4	2.4	PPLIED 1	, , ,	+			_	-	_	6				+													-		
TEST CURRENT/VOLTAGE VALUES (All Temperatures)		VIL	0.5	0.5	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	-	\dagger	_	2.9	6	6			6			+	-				-		-		-					1.2,9.10.	14,15
URRENT		-	-	-10	ENT/VO	5	+				-								. 0	+											1.2	= -
TEST C			-	0.1	ST CURR	cuo!	+													-												
	٨	-	+	-	TE	-	+				-			-	_		-			+				9		+				-		
	мA	-	+	0.4		1	1							_			-				*****				r	1						
		_	16	1.6		1012	+														9	_					Mari A. Mag					
			\perp	13		101																7										
			MC12521	MC: 2021	ູ່ວ	Unit		m.Adc	mAde	m.Adc	µAdc	uAdc	uAdc	mAde	mAdo	mAde	Vdc	Vdc	Vdc		Vdc	Vec		V dc	Vdc		mAde	måde			mAde	
					MC12021 Test Limits 30 to +85°C	Max					40	40	40	10	10	1.0					a 5	50									4 6	
						Min		0.12	-0.12	-0.12							-15	5	-15					2.4	2.4	0	0 0	. 70				
					ں ہ	Unit		mAde	mAde	mAdc	"Adc	uAdc .	μAdc	mAde	mAdc	mAdc	Vdc	Vdc	Vdc		50 >	Vdc		Vdc	Vdc	7 7 7	20 Y	mAdc			mAdc	
					MC12521 Test Limits 55 to +125°C	Max					40	40	40	0	1.0	1.0				1	0	0.5						-			9.4	
				-	. 88	Nin		:- 9	÷	0 10							10.	10 1	10.					4	2.4	0	0	- 70		-		
					Pin Under	Test			6:	g.	-	C4	6		C.	o		2	ō.	ų	>	7		0	~	3		7			91	
						Symbol		Ĭ			=			<u>=</u>			رد در			Ve	10.			10,		00	6				70d,	
						Characteristic	Input	Forward Current			Leakage Current						Champ Vertrage			Output Output Voit on						Short Circuit Current				Power Requirements (Total Device)	Power Supply	

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS FOR MC12020, MC12520



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS FOR MC12021, MC12521




 $C_{\mbox{\scriptsize T}}$ = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched.

The scope must be terminated in 50-ohm impedance. The 2450-ohm resistor and the scope termination impedance constitute a 50:1 attenuator probe. The 950 Ω resistor and the scope impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

PROPAGATION DELAY TIMES



AC ELECTRICAL CHARACTERISTICS $(V_{QT_n} = 5.0) \, \mathrm{Val}_{\mathrm{constant}}$ can better order to the wavefactors (

		P Un	in		mits (ns) 021/521	Pulse	Gen	Pule	Out	Voltage	
			st	-55°C to +25°C	+85°C to +125°C			Wave	1		ins Below
Characteristic	Symbol	In	Out	Тур	Max	form	Pin		Pin	2.4 V	0.5 V
Purpagation Dolay	19.3	9	3	234	231	V	9	W	3	2	1
	19 3.	9	3	108	132	V	9	l w	3	2	,
	12.3	2	3	164	171	V	2	V .	3	,	9
	12+3-	2	3	1.29	119	V	2	¥	3	,	9
	11.3	1	3	161	170	V	1	Y	3	9	2
	11.3.	1	3	128	117	V	3	v	3	9	2
	19.7.	9	7	80	84	V	9	×	7	2	,
	19.7.	9	7	128	147	V	9	×	,	2	1
Eisetime	13.	9	3	23	32	V	9	Z	3	2	1
	17.	9	1	9.6	12	V	9	Z	7	2	1
alltime	13	9	3	18	21	V	9	Z	3	2	1
	1.7	9	7	20	23	V	9	2	7	2	1




FIGURE 1 - BASIC DUAL PRESETTING TECHNIQUE

APPLICATION INFORMATION

The frequency generating section of a multichannel transceiver must be capable of two major functions: 1) generate the exact transmit frequency for any one of many channels selectable by a front panel control, and 2) offset, within milliseconds, the transmit frequency by plus (or minus) the intermediate frequency (IF) when the receive mode is selected. The digitally programmed frequency synthesizer (PLL) is well suited to the solution of multichannel frequency generation, and its use as the local oscillator in channelized transceivers is widely accepted. With the parts and literature available, the implementation of a synthesizer to generate a band of channelized frequencies is straightforward with only the VCO and loop filter left as design variables. A synthesizer allows channel selection by the use of front panel thumbwheel switches which display the transmit frequency selected.

Several methods exist for obtaining the frequency offset required during receive. Unfortunately, none of the present techniques offer a universal solution for all transceivers. Three methods for frequency offsetting presently available to the transceiver designer are mixing, direct logic implementation, and adders. The mixing method is widely used because of price and simplicity. The mixing technique has the disadvantage of: 1) requiring an additional oscillator at the IF frequency; 2) except for applications requiring a narrow tuning range, the tank circuit for the mixer must

be designed to track the synthesizer oscillator; and 3) spurious frequencies are generated which can severely degrade system performance.

For certain applications where tuning range is wide and the IF frequency is simple (10 MHz, 20 MHz, etc.) the addition of logic circuitry to the programming inputs to add, on command, the IF frequency to the transmit frequency is simple and inexpensive. This technique is used in several aircraft radios built today. The technique becomes prohibitive because of logic complexity, number of packages, and power for standard IF frequencies, such as 10.7 MHz, 21.4 MHz, etc., and for frequency bands where the IF offset cannot be accomplished by adding (or subtracting) a number to the most significant divider in the divider chain.

Adders offer a universal solution for frequency offsetting for any IF frequency but are used in very few applications because of: 1) the large number of packages required; 2) power dissipation; 3) the price; and 4) the difficulty of obtaining NBCD adders.

The MC12020/520 (offset control) and the MC12021/521 (offset programmer) combination offers a new method for frequency offsetting. The new method is referred to as "dual presetting" and allows the implementation of any IF frequency in a very straightforward manner. The complexity of the system depends on the IF frequency required, but is always less complex than the adder method and is

competitive with the direct implementation method for specific applications.

The dual presetting method is applied in the low frequency section of a synthesizer and does not require high performance, high powered units to accomplish its function. The method does not require an additional oscillator and tank circuits as does the mixing method.

The dual presetting (MC12020 and MC12021) system produces the required shift in frequency by adding the IF frequency to the transmit frequency. The system accomplishes this addition by alternately programming the divide counters to the transmit frequency and the IF frequency.

The MC12020/520 is a modified D-type flip-flop that is capable of two modes of operation. The mode is controlled by the R/T (Receive/Transmit) input. With the R/T input at a logical one level, the part divides by two at both the Q and \overline{Q} outputs. With the R/T input at a logical zero level, the Q output becomes a buffer gate that follows the clock input, and the \overline{Q} output produces a logical one level. An inverter gate is provided which can be used to invert the clock polarity of the MC12020. This option is

to ensure the MC12020 can always be clocked on the same edge that clears the counter presets.

The MC12021/521 is an eight-input, four-output data selector constructed from low level TTL gates. It is the logic implementation of a four-pole, two-position switch with the switch position controlled by the enable input. A buffer output that follows the enable input is provided and can be used to program divide counters to zero when necessary.

The operation of the dual presetting method can best be described for one MC12020, one MC12021 and two MC4016 counters (see Figure 1). The transmit code (N1) is seventeen (0001, 0111) and the IF code (N2) is eight (0000, 1000). The buffer out of the MC12021 is connected to the master reset (MR) of the most significant counter (MS). The outputs of the MC12021 are connected to the programming inputs of the least significant (LS) counter. The number one is programmed into the MS counter programming inputs, and the numbers seven and eight are programmed into the P and B inputs, respectively, of the MC12021. The inverter gate in the MC12020 is used to invert the bus out from the counters allowing the MC12021

To Clock of MC4016 Bus Out MC4016 To MC12020 Clock Out MC12020 fout Out MC12020 fout DO D1 Inputs to "LS" Counter D2 Outputs MC12020 D3 DO D 1 Inputs to "MS" Counter D2 D3

FIGURE 2 — TIMING DIAGRAM FOR SYSTEM OF FIGURE 1 (R/T Input High)




FIGURE 3 – TIMING DIAGRAM FOR SYSTEM OF FIGURE 1 (R/T Input Low)

the maximum time to change the counters' programming.

To illustrate the operation of the system, assume the R/T input at a logical one level, the Q out is a logical one, the counters have been decremented to zero, and the bus output has just gone to a logical one level (see Figure 2). The $\overline{\rm Q}$ output is a logical zero level, the number eight is on the programming inputs of the LS counter, the number zero is on the $\overline{\rm MR}$ of the MS counter, and the preset logic of the counters is enabled.

The negative transition of the clock at t1 presets the number eight in the LS counter and zero in the MS counter. The change in programming forces the bus output to a logical zero level, inhibiting the counter preset logic, changing the state of the MC12020, and enabling the counters. The state change of the MC12020 puts the $\overline{\rm O}$ output at a logical one level which forces the MC12021 to route the number seven to the LS counter and clears the zero from the $\overline{\rm MR}$ of the MS counter allowing the number one to be programmed. Since the counters preset new information only when the bus output is high, the changing

numbers have no effect until the next positive transition of the bus output. The positive transition at t2 decrements the counters to zero causing the bus output to go high enabling the counter presets. The negative transition of the clock at t3 presets the number one and seven into the MS and LS counters, respectively. The bus output goes low, clears the preset, enables the count down, and clocks the MC12020. The $\overline{\mathbb{Q}}$ output goes low routing zero and eight counters. Seventeen clock pulses later the transition at t4 and t5 brings the system back to the initial conditions completing one cycle. The system will continue in a like manner until the R/T input is taken low. The frequency out will be the frequency in divided by N1 plus N2 (fin ÷[8+17]). The MC12020 and MC12021 combination has added the IF code to the transmit code by alternately programming the divide counters to N1 and N2.

The R/T input is taken low to place the MC12020 in the transmit mode. The logical zero on the R/T input forces the $\overline{\mathbb{Q}}$ output to a logical one level selecting, through the MC12021, code N1. The $\overline{\mathbb{Q}}$ output will remain a logical

one and the Q output will follow the input to the MC12020 until the R/T input is taken high.

For purposes of description, assume that some time prior to the transition at t1 (see Figure 3) the R/T input was taken low. The transitions at t1 and t2 program the counters to N1 and seventeen clock pulses later the transitions at t3 and t4 repeat the process. As long as the R/T input remains low the code on the counter inputs will remain unchanged and the output frequency will be the input frequency divided by N1 ($f_{in} \div 17$).

The operation for this simplified system is valid for any number of MC12021's and counters. The number of MC12021's required by any system is a function of the required IF frequency. The number needed to implement a given IF frequency is equal to the number of non-zero

integers in the IF frequency. The buffer output of the MC12021 and the master reset on the MC4016's allow zeros to be programmed without the addition of a package. For example, the IF of 67.02 MHz requires three MC12021's while the IF of 100.02 MHz requires only two.

The synthesizer shown in Figure 4 is designed to operate over the aircraft frequencies from 118 to 136 MHz in 25 kHz steps while in the transmit mode and will add 10.7 MHz to any transmit frequency in the receive mode. The synthesizer is a typical phase-lock loop (PLL) system that uses one MC12020 and two MC12021's. The system's mode of operation is controlled by the R/T input of the MC12020; a logical one for receive mode and a logical zero for transmit mode.

The MC12020/520 and MC12021/521 are implemented

FIGURE 4 – TYPICAL PLL SYNTHESIZER SYSTEM USING MC12020/520, MC12021/521 CIRCUITS TO ACCOMPLISH IF OFFSET




FIGURE 5 – PROGRAMMING EXAMPLES FOR SYNTHESIZER
SYSTEM OF FIGURE 4

	-	– :N _p Counter		:A Co	unter — ➤
Sample Transmit/Receive Frequency (MHz)	MSD MC4018	NMSD MC4016	:4 P/O MC4019	NLSD MC4016	LSD P/O MC4019
118 000 025 050 075 .100 .125 .150 .175 .200	11 11 11 11 11 11 11 11	8	4	0 0 0 0 1 1 1 1 2	0 1 2 3 0 1 2 3 0
119.000	11	9		0	0
128.000	12 	8 		0 10	0 10

NOTE: Columns below counters indicate the number to be programmed into that respective counter. For direct frequency, read out the four programming switches as viewed from the front panel, display the same column numbers, except for the LSD switch. The LSD switch displays 00, 25, 50, and 75 when programmed for 0, 1, 2, and 3 respectively.

to add the IF offset for the receive mode as described previously. Programming details for the balance of the counting system are as follows:

The MC4019 contains two modulo four counters. One of these forms the LSD section of the $\div A$ counter and is programmed by D2 and D3 to divide by 0, 1, 2, or 3. The second modulo four counter acts as a fixed divide by four and forms the LSD counter for the $\div Np$ counter (see MC12012 data sheet for a discussion of $\div A$ and $\div Np$ counters in conjunction with two modulus prescaling). The NLSD counter makes up the rest of the $\div A$ counter and provides for 100 kHz frequency increments. The rest

of the ÷Np counter is formed by the NMSD and MSD counters which provide for 1 MHz and 10 MHz steps respectively.

Direct frequency readout is easily achieved as shown by the example frequencies in Figure 5. Note that a four section selector can be used to generate the necessary programming.

The dual presetting method offers an efficient and economical solution to the problem of IF offsetting, and the MC12020 and MC12021 make implementation straightforward.

Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola inc. or others.



MOTOROLA Semiconductor Products Inc.


PHASE-FREQUENCY DETECTOR


ISSUE (


MC12040 MC12540

The MC12040/MC12540 is a phase-frequency detector intended for use in systems requiring zero phase and frequency difference at lock. In combination with a voltage controlled oscillator (such as the MC1648), it is useful in a broad range of phase-locked loop applications. Operation of this device is very similar to that of Phase Detector #1 of the MC4044. A discussion of the theory of operation and applications information is given on the MC4344/4044 data sheet.

• Operating Frequency = 70 MHz Min. -55° to +125°C








V_{CC1} = Pin 1

V_{CC2} = Pin 14

V_{CC3} = Pin 7

ELECTRICAL CHARACTERISTICS - MC12040

The MC12040 has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50 ohm resistor to +3.0 V for +5.0 V tests and through a 50 ohm resistor to -2.0 V for -5.2 V tests.



X = Don't Care

TRUTH TABLE

This is not strictly a functional truth table; i.e., it does not cover all possibile modes of operation. However it gives a sufficient number of tests to ensure that the device will function properly in all modes of operation.

VEE

-5 2 -5 2

لنلنا	1	TEST	OLIAGE VA	LUES
			(Volts)	
@ Test Temperature	VIH max	VIL min	VIHA min	VILA m
0°C	-0.840	-1.870	-1.145	-1 490
25°C	-0.810	-1.850	-1.105	-1 4 75
0-	0.700	1 920	1.045	-1.450

TEST VOLTAGE VALUES


Sunnly	Voltage	-5 2 V	

upply Voltage = -5.2V									/5°C	-0.720	-1.630	-1.045	-1.450	-92	
		Pin			-	MC 12040				TEST VO	LTAGE APP	LIED TO PIN	IS LISTED BE	LOW	
		Under		,c		°C		5°C			T	T			(V _{CC})
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIH max	V _{IL} min	VIHA min	VILA max	VEE	
Power Supply Drain Current	1E	7			-120	-60			mAdc					7	1,14
Input Current	INH	6 9				350 350			μAdc μAdc	6 9				7 7	1,14
Logic "1" Output Voltage	V _{OH} ①	3 4 11 12	-1.000	-0 840	-0.960	-0.810	-0.900	-0.720	Vdc					7	1.14
Logic ''0'' Output Voltage	v _{OL} ①	3 4 11 12	-1.870	-1.635	-1 850	1 620	-1 830	1.595	Vete					ļ	1,14
Logic "1" Threshold Voltage	∨она②	3 4 11 12	-1.020		-0.980		-0.920		Vdc			6,9		7	1,14
Logic "0" Threshold Voltage	VOLA 2	3 4 11 12		-1.615		-1 600		-1 575	Vdc			9 6 9 6	6 9 6 9	7	1,14

												(Volts)			1
								@ Tempe	Fest erature	V _{IH max}	VII. min	VIHA min	VILA max	vcc	
									0°C	+4.160	+3 130	+3 855	+3.510	+5.0	
									25°C	+4.190	+3.150	13.895	+3.525	+5.0	
upply Voltage = +5.0V									75°C	+4 280	+3 170	+3.955	+3.550	+5.0	
		Pin			٨	AC 12040				TEST VC	I TAGE APP	LIED TO PIN	IS LISTED BE	LOW:	
		Under	0,	°C	25°	c.	+75	°C		120110					(VEE
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	vcc	Gnd
Power Supply Drain Current	1 E	7			-115	-60			mAdd					1,14	7
Input Current	INH	6				350			µAdc	6				1,14	7
mpor current		9				350			μAdc	9				1,14	7
	INI	6 9			0.5 0.5				µAdc µAdc		6 9			1,14 1,14	7
Logic "T" Output Veltage	VoH ①	3 4 11 12	4 000	4 160	4 040	4 190	4 100	4 280	Vdc					1,14	7
Logic "0" Output Voltage	v _{ol} ①	3 4 11 12	3 190	3 430	3.210	3.440	3.230	3 4 70	Vdc					1,14	7
Logic "1" Threshold Voltage	∨она②	3 4 11 12	3 980		4 020		4 080		Vdc			6.9		1,14	7
Logic ''0'' Threshold Voltage	VOLA 2	3 4 11 12		3.450		3.460		3.490	Vdc			9 6 9 6	6 9 6 9	1.14	7

ELECTRICAL CHARACTERISTICS - MC12540

The MC12540 has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 100 ohm resistor to +3.0 V for +5.0 V tests and through a 100 ohm resistor to -2.0 V for -5.2 V tests. The package should be housed in a heat sink, capable of maintaining junction temperatures \leqslant $165^{\rm O}{\rm C}.$



IN	PUT	С	UT	PU	Ŧ
R	v	υ	D	Ū	ō
0	0	х	×	×	x
0	1	×	×	×	x
1	1	×	×	×	×
0	1	х	х	×	×
1	1	1	0	0	1
0	1	1	0	0	1
1	1	1	0	0	1
1	0	1	0	0	1
1	1	0	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0
1	0	0	1	1	0
Ti-	1	0	1	1	0
0	1	0	1	1	0
1	1	0	0	1	1

X = Don't Care

TRUTH TABLE

This is not strictly a functional truth table; i.e., it does not cover all possibile modes of operation. However it gives a sufficient number of tests to ensure that the device will function properly in all modes of operation.

TEST VOLTAGE VALUES (Volts) Temperature VIH max VIL min VIHA min VILA max VEE -55°C -0.880 -1.920 -1.255 -1.510 -52 25°C -0.780 -1.850 1 105 -1 4 75


Samuel 14.14 5.014	1		- 1						25°C	-0.780	-1.850	-1 105	-1475	-52	
upply Voltage = -5.2V					_			+	125°C	-0.630	-1.820	-1.000	-1.400	-52	1
	i	Pin				MC12540)			TECTAG					1
		Under		°C	25	°C	+12	5°C		TEST VC	LIAGE APP	LIED TO PIN	S LISTED BI	ELOW:	(vcc)
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	7			-120	-60			mAdc					7	1,14
Input Current	INH	6 9				350 350			μAde μAde	6 9				7	1,14
Logic ''1'' Output Voltage	∨он①	3 4 11 12	-1.080	-0.880	-0.930	-0.780	-0.825	-0.630	Vdc					7	1.14
Logic "0" Output Voltage	v _{oL} ①	3 4 11 12	-1.920	-1.655	-1.850	-1.620	-1.820	-1.545	Vdc					7	1,14
Threshold Voltage	∨она②	4 11 12	-1.000		-0.950		-0.845		Vdc			6,9		7	1,14
Logic "0" Threshold Voltage	V _{OLA} (2)	3 4 11 12		-1.635		-1 600		-1.525	Vdc			9 6 9 6	6 9 6 9	7	1,14

										L	TEST V	OLTAGE VA	LUES		
												(Volts)			1
									Test erature	.,					7
								remp	-55°C	V _{IH max}	VII. min	VIHA min	VILA max	Vcc	1
									25°C	+4.120	13.080	13.745	+3.490	+5.0	1
upply Voltage = +5.0V										+4.220	+3.150	+3 895	+3.525	+5.0	1
								+	125°C	+4.370	+3.180	+4.000	+3.600	+5.0	
		Pin				MC12540				TEST VO	U TACE ADD	LIED TO DIA	S LISTED BE		1
Characteristic		Under		5°C	25	,		5°C		1231 00	LIAGE AFF	LIED TOPIN	2 LISTED BE	:LOW:	. (V
	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	vcc	Gr
Power Supply Drain Current	1E	7			-115	-60	-		mAde	-				1,14	
Input Current	INH	6				350			μAde	6	-			1,14	1
	INL	9			0.6	350		-	μAdc	9				1,14	
	TINE	9			0.5 0.5	ĺ			μAdc μAdc		6 9		-	1,14	7
Logic "1"									<u> </u>		9			1,14	7
Output Voltage	∨он ①	3 4	3.920	+4.120	4.070	+4.220	4.175	+4.370	Vdc					1,14	1 7
,	1 1	11						1		-	^				
		12	*	+	+			+	+					1	1
Logic "O"	VOL 1	3	3.140	3.405	3.210	3.440	3.240	3.515	Vdc					1,14	7
Output Voltage	1	4	1		1	1	3.240	3.313	1			l		1,14	1 7
	1 1	11			1	1	1								
				- '				7	7					*	+
Logic "1"	VOHA2	3	3.900		4.050		4.155		Vdc			6.9		1 14	7
Threshold Voltage		4	1		- 1		1		1			0.3		1,14	1
		11	1		1		1								l i
			7		· ·		<u> </u>		•			†		•	
	VOLA ②	3 4	1	3.425	1	3.460		3.535	Vdc			9	6	1,14	7
Threshold Voltage		11				1 1						6	9	-	
	1	12				1 1		1 1		· ·		9	6	1	1 1

⁽¹⁾ Outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests.


⁽²⁾ The device must also function occording to the truth table during these tests.

MC12040, MC12540 (continued)



NOTES:

- 1. All input and output cables to the scope are equal lengths of 50 Ω coaxial cable.
- 2. Unused input and outputs are connected to a 50 Ω (MC12040) and 100 Ω (MC12540) resistor to ground.
- 3. The device under test must be preconditioned before performing the ac tests. Preconditioning may be accomplished by applying pulse generator 1 for a minimum of two pulses prior to pulse generator 2. The device must be preconditioned again when inputs to pins 6 and 9 are interchanged. The same technique applies.



					MC12040			MC12540					SES/WAVEFORI NS LISTED BEL	
		Pin Under	Output	0°C	+25°C	+75°C	-55°C	+25°C	+125 ⁰ C		Pulse	Pulse	VEE	Vcc
Characteristic	Symbol	l	Waveform	Max	Max	Max	Max	Max	Max	Unit	Gen. 1	Gen. 2	-3.0 or -3.2 V	
Propagation Delay	16+4+	6.4	В	4 6	4.6	5.6	4.6	4.6	5.0	ns	6	9	7	1,14
1 topagatti treat	t6+12+	6,12	А	6.0	6.0	7.2	6.0	6.0	6.6	1 1	9	6		
	†6+3	6.3	А	4.5	4.5	5.5	4.5	4.5	4.9		6	9		
	16+11-	6,11	В	6.4	6.4	7.7	6.4	6.4	7.0		9	6		
	19+11+	9,11	В	4.6	4.6	5.6	4.6	4.6	5.0	11	9	6		
	t9+3+	9,3	А	6.0	6.0	7.2	6.0	6.0	6.6		6	9		1 1
	19:12-	912	А	4.5	4.5	5.5	4.5	4.5	4.9		9	6	1	1 1
	19+4-	9,4	В	6.4	6.4	7.7	6.4	6.4	7.0		6	9	<u> </u>	<u> </u>
Output Rise Time	t3+	3	А	3.4	3.4	3.8	3.4	3.4	3.8	ns	6	9	7	1,14
O dipar	14+	4	В	1	1		1 1				6	9	1	
	t11+	11	В						1 1	1 1	9	6	1 1	1 1
	t12+	12	А	+	•	•	7	T			9	6	Y	<u> </u>
Output Fall Time	t3-	3	A	3.4	3.4	3.8	3.4	3.4	3.8	ns	6	9	7	1,14
O dapat : dir Timo	14-	4	В	1	1	1 1	1			1	6	9		1 1
	111-	11	В								9	6	1 1	1 1
	t12-	12	А	•	, ,	•	'	1	'	1	9	6	V	

APPLICATIONS INFORMATION

The MC12040/MC12540 is a logic network designed for use as a phase comparator for MECL-compatible input signals. It determines the "lead" or "lag" phase relationship and the time difference between the leading edges of the waveforms. Since these edges occur only once per cycle, the detector has a range of $\pm 2\pi$ radians.

Operation of the device may be illustrated by assuming two waveforms, R and V (Figure 1), of the same frequency but differing in phase. If the logic had established by past history that R was leading V, the U output of the detector (pin 4) would produce a positive pulse width equal to the phase difference and the D output (pin 11) would simply remain low.

On the other hand, it is also possible that V was leading R (Figure 1), giving rise to a positive pulse on the D output and a constant low level on the U output pin. Both outputs for the sample condition are valid since the determination of lead or lag is dependent on past edge crossing and initial conditions at start-up. A stable phase-locked loop will result from either condition.

Phase error information is contained in the output duty cycle—that is, the ratio of the output pulse width to total period. By integrating or low-pass filtering the outputs of the detector and shifting the level to accommodate ECL swings, usable analog information for the voltage-controlled oscillator can be developed. A circuit useful for this function is shown in Figure 2.

Proper level shifting is acomplished by differentially driving the operational amplifier from the normally high outputs of the phase

detector (Ū and Ď). Using this technique the quiescent differential voltage to the operational amplifier is zero (assuming matched "1" levels from the phase detector). The Ū and Ď outputs are then used to pass along phase information to the operational amplifier. Phase error summing is accomplished through resistors R1 connected to the inputs of the operational amplifier. Some R-C filtering imbedded within the input network (Figure 2) may be very beneficial since the very narrow correctional pulses of the MC12040/MC12540 would not normally be integrated by the amplifier. General design guides for calculating R1, R2, and C are included in the MC4344/MC4044 data sheet. Phase detector gain for this configuration is approximately 0.16 volts/radian.

System phase error stems from input offset voltage in the operational amplifier, mismatching of nominally equal resistors, and mismatching of phase detector "high" states between the outputs used for threshold setting and phase measuring. All these effects are reflected in the gain constant. For example, a 16 mV offset voltage in the amplifier would cause an error of 0.016/0.16 = 0.1 radian or 5.7 degrees of error. Phase error can be trimmed to zero initially by trimming either input offset or one of the threshold resistors (R1 in Figure 2). Phase error over temperature depends on how much the offending parameters drift.

FIGURE 1 — TIMING DIAGRAM

R

V

Leads V


(D Output = "0")

V Leads R

(U Output = "0")


Lag


FIGURE 2 – TYPICAL FILTER AND SUMMING NETWORK



Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications, consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.







MOTOROLA Semiconductor Products Inc.

CRYSTAL OSCILLATOR

ISSUE /


MC12060 • MC12560 MC12061 • MC12561

The MC12060/12560 and MC12061/12561 are designed for use with an external crystal to form a crystal controlled oscillator. In addition to the fundamental series mode crystal, two bypass capacitors are required (plus usual power supply pin bypass capacitors). Translators are provided internally for MECL and MTTL outputs.

- Frequency Range = 100 kHz to 2.0 MHz for MC12060/12560 = 2.0 MHz to 20 MHz for MC12061/12561
- Temperature Range = -55° C to $+125^{\circ}$ C for MC12560, 61 $= 0^{\circ}$ C to +70°C for MC12060. 61
- Single Supply Operation: +5.0 Vdc or -5.2 Vdc
- Three Outputs Available:
 - 1. Complementary Sine Wave (600 mVp-p typ)
 - 2. Complementary MECL
 - 3. Single Ended MTTL

the faster the circuit

stabilizes.



Sine Wave MECL Output Output





FIGURE 1 - BLOCK DIAGRAM

TYPICAL CIRCUIT CONFIGURATIONS Note: 0.1 μF power supply pin bypass capacitors not shown



4 k ohms

Maximum Effective Resistance, RF

155 ohms

۲	3	
5	2	
	۲	
2	ׅ֚֡֝֜֝֜֜֜֝֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜	
2	֚֡֝֝֝֝֝֡֝֝֝֝֡֝֝֡֝֝֡֝֡֝֝֡֜֜֜֜֝֡֓֜֜֜֝֡֜֜֜֝֡	
2	2	
ב ב	נייי	
u	ď	

	CVSTB				3 ∨ E E	ш		30ve	E.E.								TES	TEST VOLTAGE/CURRENT VALUES	AGE/C	JRRE	NT VA	UES			
																		Votts						μA	
													Tempe	© Test Temperature	VIH max	VILmin	VIHAmi	VIHAmin VILAmax	νaχ VIF	VIHT VCCL	כר ^ככ	С Уссн	101	но_	٦.
														-55°C	4 0 7		3.72	3.49	9 4.0	4	5 5.	0 5.5	16	-0.4	-2.5
										Σ	101256	MC12560, MC12561	-	+25°C	4.19	3.21	3 90	3.54	4 4.0	4	5 5	0 55	16	-0.4	-2.5
														+125°C	4.37	3.25	4 03	3.60	0 40	4	5 5.0	5.5	91	-0.4	-2.5
														0° C	4.16	3 19	3.86	3.51	1 4.0	0 4.75	Ġ	0 5.25	91	-0.4	-2.5
										Σ	1C1206	MC12060, MC12061	_	+25°C	4.19	3.21	3 90	3.52	2 4.0	4	75 5.0	0 5.25	91	-0.4	-2.5
ı									ŀ		İ		_	-75°C	4 28	3.23	396	3.55	5 4.0	0 4.75	ß	0 5.25	91	-0.4	-2.5
	ا		MC	12560.	MC12560, MC12561	199				MC12060, MC1206	0, MC1	2061				TEST V	EST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW	CURRE	VT APP	. IED	TO PIN	SLISTE	D BEL	3	
	Under	-55°C		+25	+25°C	•	+125°C	٥ ₀ 0	ن	Ť	+25°C		+75°C						-	1	-	L		l	T
Symbol	٠	Min	Max	Mrn Ty	Typ Ma	Max	Max	M	Max	CI M		Max	Mın	Max	VIHmax		VILmin VIHAmin	In VILA	VILAMax VIHT	-T	CL VC	VCCL VCC VCCH	101	Ю	
20,		+	-	-	L	+	-	-		İ	+-	-	+	rnAdo					-	\vdash	F	L			Ī
	-		_	13	91	6			1	5		61	_					_			_	-		!	_
	-	1	_		23 28	30	_	1			23	28		_					-		_	1	1	:	:
-	=	i	_			4.0	-	-		_		4 0		_	14	35	i	-	-		- 11,16	9			
1	16			- -	19	6	4	_		13	16	19	-	•	-		-		1	_	91 -	1		:	
ī.	4	,		_	- 25	250	-		!	-	1	250	-	"Adc	14	15			-	_	- 16	1	-	1	
	15				- 25	00					-	250		"Adc		14			-	-	- 16	1		-	
ž	4 .	,			-	0	1				,	1.0	_	AAdc	15			:	-		16	-			,
1	2		1	+	-		+			,	1	0		ьAdc							16	1		1	
3	4 to 7	,	4 0	40	325	25	-			40		325		ωΛαc	1	1			5,6		_	ı			:
	2 to 3		7			2 8	1		: 1	-200	00	200		-	- 1				4 4	! !	_	1 1			1 1
Vout	2		-		3.5	-	-	L	-	-	3.5			Vdc				-	4	Ľ	-	Ŀ	-	-	Ī
	3		-	3	5		-		1		3.5	3	_	Vdc					4	-	_	-	-	1	
Vсн1∙	12 3	3.92 4	4 07 4	4 04	4 19	_	17 4.37	7 4 00	4.16	4 04	7	4.19 4.	4			15				Ľ	- 16	1			12
				0.0	4	19 4 17	\rightarrow	_	_	4.04	7		4.10 4.2	28 Vdc	15	14			-	-	16	-	-	1	2
√он2	10	2.4	- 1	2.4	-	. 5	4	2.4		2.4		1.0	2.4	Vdc	15	14	1	_	-	11,16	16	1	1	10	
VOL1*	13 3	ω α	3 39 3	321	3 4 4	000	25 350	3 19	3.43	3.21	1 .	3 44 3	3.23 3.47	47 Vdc	31	4 4			-	-	91	1		-	12
	+	T	+	+	0	1	+-		+	1	-	4.		1	Ļ	2			+	#		1	1	Ī	2
۸٥٦٥	20		0 10		, 0	0.0	0.5		0.5			0.0	00	5 Vdc	2 4	5 5	1 :	-		9.11	0	11,16	2 2	l i	
VOHA	T-	3 90	4	4.02		4	- 9	3 98		4.02	-	4	80	Vdc			14	15	1	H	=		L		12
	13 3	06 8	4	.02	-	4 15	- 9	3.98	-	4 02		4	4 08	Vdc			15	14		_	16		i		13
VOLA	12	6	3.41		3.46	46	3.52		3.45	ŀ	Ė	3.46	- 3.49				15	14		-	16	1	1		12
1	+		+	7	3.4	_	7	-	3.45			3.46	e e	49 Vdc	'	1	14	15	-	-	-	_	1		13
								_																ľ	




FIGURE 6 - AC CHARACTERISTICS - MECL AND MTTL OUTPUTS

OUTLINE DIMENSIONS





FIGURE 7 - AC TEST CIRCUIT - SINE WAVE OUTPUT



OPERATING CHARACTERISTICS

The MC12060/12560 and MC12061/12561 consist of three basic sections: an oscillator with AGC and two translators (Figure 1). Buffered complementary sine wave outputs are available from the oscillator section. The translators convert these sine wave outputs to levels compatible with MECL and/or MTTL.

Series mode crystals should be used with the oscillator. If it is necessary or desirable to adjust the crystal frequency, a reactive element can be inserted in series with the crystal — an inductor to lower the frequency or a capacitor to raise it. When such an adjustment is necessary, it is recommended that the crystal be specified slightly lower in frequency and a series trimmer capacitor be added to bring the oscillator back on frequency. As the oscillator frequency is changed from the natural resonance of the crystal, more and more dependence is placed on the external reactance, and temperature drift of the trimming components then affects overall oscillator performance.

The MC12060/12560 and MC12061/12561 are designed to operate from a single supply — either +5.0 Vdc or -5.2 Vdc. Although each translator has separate V_{CC} and V_{EE} supply pins, the circuit is NOT designed to operate from both voltage levels at the same time. The separate V_{EE} pin from the MTTL translator helps minimize transient disturbance. If neither translator is being used, all unused pins (9 thru 16) should be connected to V_{EE} (pin 8). With the translators not powered, supply current drain is typically reduced from 35 mA to 16 mA for the MC12060/12560, and from 42 mA to 23 mA for the MC12061/12561.

Frequency Stability

Output frequency of different oscillator circuits (of a given device type number) will vary somewhat when used with a given test setup, however the variation should be within approximately +0.001% from unit to unit.

Frequency variations with temperature (independent of the crystal, which is held at 25° C) are small — about -0.08 ppm/ $^{\circ}$ C

for MC12061/12561 operating at 8.0 MHz, and about -0.16 ppm/ $^{\rm O}C$ for MC12060/12560 operating at 1.0 MHz (see Figure 8).

Signal Characteristics

The sine wave outputs at either pin 2 or pin 3 will typically range from 800 mVp-p (no load) to 500 mVp-p (120 ohm ac load). Approximately 500 mVp-p can be provided across 50 ohms by slightly increasing the dc current in the output buffer by the addition of an external resistor (680 ohms) from pin 2 or 3 to ground, as shown in Figure 9. Frequency drift is typically less than 0.0003% when going from a high-impedance load (1 megohm, 15 pF) to the 50-ohm load of Figure 9. The dc voltage level at pin 2 or 3 is nominally 3.5 Vdc with $V_{CC} = \pm 5.0 \, \text{Vdc}$.

Harmonic distortion content in the sine wave outputs is crystal as well as circuit dependent. The largest harmonic (third) will usually be at least 15 dB down from the fundamental. The harmonic content is approximately load independent except that the higher harmonic levels (greater than the fifth) are increased when the MECL translator is being driven.

Typically, the MECL outputs (pins 12 and 13) will drive up to five gates, as defined in Figure 10, and the MTTL output (pin 10) will drive up to ten gates, as defined in Figure 11.

Noise Characteristics

Noise level evaluation of the sine wave outputs using the circuit of Figure 12, with operation at 1.0 MHz for MC12060/12560 or 9.0 MHz for MC12061/12561, indicates the following characteristics:

- Noise floor (200 kHz from oscillator center frequency) is approximately -122 dB when referenced to a 1.0 Hz bandwidth. Noise floor is not sensitive to load conditions and/or translator operation.
- Close-in noise (100 kHz from oscillator center frequency) is approximately -88 dB when referenced to a 1.0 Hz bandwidth.

FIGURE 8 - FREQUENCY SHIFT versus TEMPERATURE at, FREQUENCY SHIFT 'ppm' 0 MC12061, MC12561 10 MC12060, MC12560 -20 MC12060 MC12061 30 -55 -25 25 50 75 100 125 TA. AMBIENT TEMPERATURE (°C)

FIGURE 9 – DRIVING LOW-IMPEDANCE LOADS

15.0 V
0.1 μ F
0.1 μ F
7
1
2 or 3
0.1 μ F
680
50

*See text under signal characteristics.

FIGURE 10 - MECL TRANSLATOR LOAD CAPABILITY




FIGURE 11 - MTTL TRANSLATOR LOAD CAPABILITY






FIGURE 12 - NOISE MEASUREMENT TEST CIRCUIT







EUROPEAN MOTOROLA SEMICONDUCTOR SALES OFFICES

DENMARK Motorola A/S Bredebovej 23 DK-2800 Lyngby Tel. (02) 88 44 55

FRANCE

Motorola Semiconducteurs S.A Headquarter neadquarter 15-17, avenue de Ségur 75007 Paris Tel. 551 50 61

Sales Office 42, avenue de La Plaine-Fleurie 38240 Meylan (Grenoble) Tel. (76) 90 22 81

WEST GERMANY

AUSTRIA

EST GERMANY Motorola GmbH, Geschäftsbereich Halbleiter Headquarter Munchner Strasse 18 8043 Unterföhring Tel. (089) 92481 Sales Offices
Hans-Böckler-Strasse 30
3012 Langenhagen — Hannover
Tel. (0511) 77 20 37

Motorola B.V Emmalaan 41 Utrecht Tel. (030) 51 02 07 ITALY

HOLLAND

Motorola S.p.A. Headquarter Via Ciro Menotti 11 20129 Milano Tel. 738 6'

Virnsbergerstrasse 43 8500 Nürnberg Tel. (0911) 6 57 61

Stralsunder Strasse 1 7032 Sindelfingen Tel. (07031) 8 30 74/8 30 75

Abraham-Lincoln-Strasse 28

6200 Wiesbaden Tel. (06121) 76 19 21

Sales Office Via Portanova 10 40123 Bologna — Tel. 26 69 05 Sales Office Via Costantino Maes 68 00162 Roma — Tel. 831 47 46

NORWAY Motorola A/B.

Brugt, 1 Oslo 1 -- Tel. (02) 41 91 40

SOUTH AFRICA

Motorola South Africa (Pty) Ltd. P.O. Box 39586 Bramley 2018 Tel. 786 11 84

SWEDEN Motorola AB. Virebergsvaegen 19 17140 Soina – Tel. (08) 82 02 95

SWITZERLAND
Motorola Semiconductor Products S.A.
Alte Landstrasse 101

NITED KINGOOM
Motorola Ltd.
Headquarter
York House, Empire Way
Wembley Middlesex
Tel. (011 902 88-36
Sales Office
10-12, Mount Street, Television House
Manchester M2 SWS, Lanco
Tel. (611 93 30 7 31/83 30 7 34

Tel. (017 035 07 2... Sales Office Colvilles Road, Kelvin Estate East Kilbride, Scotland Tel. (3552) 3 91 01

HEADQUARTERS EUROPEAN OPERATIONS

SWITZERLAND

UNITED KINGDOM

Motorola Inc. Semiconductor Products Group 16, chemin de la Voie-Creuse, P.O. Box 8 1211 Genève 20 Tel. (022) 33 56 07

FRANCHISED 1

· ZM

Jermyn GmbH Postfach 1180

6277 Camberg Tel. (06434) 60 05

Postfach 426 46 Dortmund 1 Tel. (0231) 5 49 51

Mütron Müller & Co. KG Bornstrasse 22 2800 Bremen Tei. (0421) 31 04 85

RTG, E. Springorum KG Friedrich-Ebert Damm 112

2000 Hamburg 70 Tel. (040) 693 70 61/62

RTG, E. Springorum KG Ungererstrasse 43 8000 Munchen 40 Tel. (089) 36 65 00

RTG, E. Springorum KG Reutlingerstrasse 87 7000 Stuttgart-Degerloch Tel. (0711) 76 64 28

RTG, E. Springorum KG Mendelssohn-Bartholdy-Strasse 16 6200 Wiesbaden Tel. (06121) 52 73 09

SASCO Vertrieb von elektronischen Bauelementen GmbH (Main Office) Hermann-Oberth-Strasse 16 8001 Putzbrunn b. Munchen Tel. (089) 46 40 61/69

SASCO Vertrieb von elektronischen Bauelementen GmbH Postfach 3066

SASCO Vertrieb von elektronischen Bauelementen GmbH Postfach 890214

SASCO Vertrieb von elektronischen Bauelementen GmbH Lorenzer Strasse 15 8500 Nürnberg Tel. (0911) 20 41 52

SASCO Vertrieb von elektronischen Bauelementen GmbH Stafflenbergstrasse 24 – 7000 Stuttgart 1 Tel. (0711) 24 45 21

SPOERLE Electronic (Ab 1.1 1979) Otto-Hahn-Strasse 13 - 6072 Dreieich b. Frankfurt Tel. (06103) * 3 04-1

4005 Düsseldorf/Meerbusch 3 Tel. (02150) 14 33

3000 Hannover Tel. (0511) 86 25 86

RTG, E. Springorum KG (Main Office) Postfach 426

MANUDAX-NEDERLAND B.V. 5473 ZG Heeswijk (N.B.) - Holland, PB 25, Tel. 04139-1252 Telex 50175

EBV Elek Myliusstra 6000 Fran Tel. (0611) Elbatex GmbH Endresstrasse 54 – 1238 Wien Tel. (222) 88 55 11 EBV Elektronik Vertriebs-GmbH Alexanderstrasse 63 7000 Stuttgart 1 Tel. (0711) 24 74 81

Diode Belgium Rue Picard 202-204 -- 1020 Bruxelles Tel. (02) 428 51 05

DENMARK GDS-Henckel ApS Fyrrevangen 4 – 4622 Havdrup Tel. (03) 38 57 16

Field Oy

Veneentekijantie 18 – 00210 Helsinki 21 Tel. (80) 692 25 77

FRANCE

Bellion Electronique
Zone Industrielle de Kerscao/Brest
29219 Le Relecq-Kerhuon -- B.P. 16
Tel. (98) 28 03 03

Celdis S.A. 53, rue Charles-Frérot – 94250 Gentilly Tel. (01) 581 00 20

tet. (01) 981 00 20 Ets. F. Feutrier S.A. (Main Office) Rue des Trois-Glorieuses 42270 St-Priest-en-Jarez (St-Etienne) Tel. (77) 74 67 33

Ets. F. Feutrier S.A. Avenue Laplace — Zone industrielle 13470 Carnoux Tel. (42) 82 16 41 Feutrier IIe de France 29, rue Ledru-Rollin – 92150 Suresnes Tel. (01) 772 46 46

Ets. Gros S.A. (Main Office) 13, rue Victor-Hugo — 59350 St-André-lez-Lille Tel. (20) 51 21 33

Ets. Gros S.A. 14, avenue du Général-Lecierc — 54000 Nancy Tel. (28) 35 17 35

Ets. Gros S.A. 5, rue Pascal — 94800 Villejuif Tel. (01) 678 27 27

S.C.A.I.B. S.A. 80, rue d'Arcueil — Zone Silic 94150 Rungis Tel. (01) 687 23 13

Sté. Commerciale Toutélectric (Main Office) 15-17, boulevard Bonrepos 31008 Toulouse Tel. (61) 62 11 33

Sté. Commerciale Toutélectric 80-83, quai des Queyries -- 33100 Bordeaux Tel. (56) 86 50 31

GERMANY

Alfred Neye Enatechnik GmbH (Ab 1.1.1979) Schillerstrasse 14 - D-2085 Quickborn/Hamburg Tel. (04) 106 61 21

Distron GmbH & Co. Behamstrasse 3 - P.O. Box 100 208 1000 Berlin 10 Tel. (030) 342 10 41/45

Tel: (030) 342 10 41/45 EBV Elektronik Vertriebs GmbH (Main Office) Gabriel-Max-Strasse 72 8000 Munchen 90 Tel: (089) 64 40 55

EBV Elektronik Vertriebs GmbH In der Meineworth 9 3006 Burgwebel 1 / Hannover Tel. (051) 39 45 70

Cest County Services

Macedonian Electronics Ltd. Charilaou – P.O. Box 240 Thessaloniki Tel: 30 68 00

GREECE

Macedonian Electronics Ltd. Lloyd George 10 - Athens Tel. (21) 360 95 71

Technoprojekt (Main Office) Heinrich-Ebner-Strasse 13 7000 Stuttgart – Bad Cannstatt Tel. (0711) 56 17 12

Technoprojekt Ostring 150 = 6231 Schwalbach/Ts Tel. (06196) 8-21-00

Manudax Nederland B.V. Meerstraat 7 5473 ZG Heeswijk (N.B.) — P.O. Box 25 Tel. (41) 39 12 52

HUNGARY

Interag Co., Ltd. XIII Rajk Laszlo u. 11 — P.O. Box 184 1330 Budapest Tel. (1) 32 93 40

Milcom LTD, Motorola Building Niloo Street, Vanak Square — Teheran Tel. 66 12 14/15

ITALY

Celdis Italiana S.p.A. (Main Office) Via F.IIi Gracchi 36 – 20092 Cinisello Balsamo (MI) Tel. (02) 612 00 41-2-3-4-5

Celdis Italiana S.p.A. Via Lorenzo il Magnifico 109 – 00162 Roma Tel. (06) 42 38 55

Tel. (05) 42 38 55 Celdis Italiana S.p.A. Via Turati, 33 – 40055 Castenaso (Bologna) Tel. (051) 78 80 78

Tel. (051) 78 80 78 Cedisi Italiana S.p.A. Via Mombarcaro 96 – 10136 Torino Tel. (11) 35 93 12 Cedisi Italiana S.p.A. Via Ognisanni, 83 – 35100 Padova Tel. (049) 26 80 2 Cramet Italia S.p. (Main Office) Cramet Italia S.p. (Main Office) Tel. (06) 51 79 81-2-34-5-67

Tel. (06) 51 79 81-2-3-4-5-6-7 Cramer Italia S.p.A. Via S. Simpliciano 2 – 20121 Milano Tel. (02) 80 93 26 Cramer Italia S.p.A. Via Umberto 1 59 – 35100 Padova Tel. (049) 2 53 74

Cramer Italia S.p.A. Via Malta 5 – 40135 Bologna Tel. (051) 42 28 90

Cramer Italia S.p.A. Corso Traiano 28/15 Tel. (011) 619 20 62

Silverstar Ltd. S.p.A. Via dei Gracchi 20 - 20146 Milano Tel. (02) 49 96

Silverstar Ltd. S.p.A. Via Paisiello 30 – 00198 Roma Tel. (06) 844 88 41 Silverstar Ltd. S.p.A. Piazza Adriano 9 — 10139 Torino Tel. (011) 44 32 75/6 — 44 23 21

NIGERIA

Beckron International 14, Alhaji Bashorun Street SW Ikoyi - P.O. Box 1896 - Lagos Tet. 5 66 29

NORWAY

Ola Tandberg Elektro A/S Skedsmogatan 25 Osto 6 Tel. (02) 19 70 30

POLAND

PHZ Transpol S.A. (Intraco Building) UI. Stawki 2 00-950 Warsaw 1 Tel. (004822) 39 50 79

Equipamentos de Laboratorio LDA Rua Pedro Nunes 47 Lisbon 1 Tel. 97 02 51

ITORS

L'Electron 704 Main Pretoria Road, Wynberg Tul. P.O. Box 10544, Johannesburg 2000 Tel. 40 62 96

Hispano Electronica S.A. (Main Office)
Poligono Industrial "Urtinsa"
Apartado de Correos 48 — Alcorcón (Madrid)
Tel. (01) 619 41 08

Hispano Electronica S.A. Figols, 27-29 Barcelona 14 — Tel. 259 05 22/23

SWEDEN

Interelko AB. Sandsborgsvagen 50 12233 Enskede – Tel. (08) 49 25 05 AB Gösta Bäckström Alströmergatan 22 – Box 12009 10221 Stockholm Tel. (08) 54 10 80

SWITZERLAND

Elbatex AG Alb. Zwyssig-Strasse 28 - 5430 Wettingen Tel. (056) 26 56 41

Omni Ray AG Dufourstrasse 56 – 8008 Zurich Tel. (01) 34 07 66

TURKEY
ERA Elektronik Sanyi Ve Ticaret A.S.
Ankara Iribat Burosu
Gazi Mustapha Kemal Bul. 12
KAT4D79 Yenisehir/Ankara — Tel. 25 49 33

UNITED KINGDOM A.M. Lock & Co. Ltd Neville Street, Middleton Road Oldham, Lancs OL96LF Tel. (061) 652 04 31

Tel. (061) 652 04 31
Celdis Ltd.
37-39 Loverock Road
Reading, Berks, RG3, 1ED
Tel. (0734) 585 171
Cramer Components Ltd
Hawke House Green Street
Sunbury on Thames, Middlesex, England
Tel. (9327) 8 55 77

Creflon Electronics Ltd. 380, Bath Road Slough, Berks SL1 6JE Tel. (06286) 6 36 11

Tel. (0628b) 6 36 11 ITT Electronic Services Edinburgh Way Harlow, Essex CM20 (2DF) Tel. Harlow (0279) 26 777 Jermyn Industries Vestry Estate Sevenoaks, Kent Tel. (732) 5 11 74

Macro-Marketing Ltd. 396, Bath Road Slough, Berks St.1 6JD Tel. (06286) 630 11

YUGOSLAVIA

Elektrotehna Ljubljana Export-Import Titova 51 - P.O. Box 34-1 61000 Ljubljana Ter. (61) 32-02-41 Elektrotehna Ljubljana Filiala Beograd Massala Tita 6/1 11000 Beograd Tel. (011) 69 69 24

EUROPEAN SEMICONDUCTOR FACTORIES

FRANCE

Motorola Semiconducteurs S.A. Canto Laouzetto - Le Mirail 31023 Toulouse CEDEX Tel. (61) 40 11 88

Motorola GmbH Munchner Strasse 18 8043 Unterfohring Tel. (089) 92 481

UNITED KINGDOM

Motorola Semiconductors Ltd. Colvilles Road, Kelvin Estate East Kilbride/Glasgow (Scotland) Tel. (3552) 39 101

GENERAL INFORMATION

2 SELECTOR GUIDES

MECL 10,000 Logic

MECL 10,000 Memories

MECL III
MC1600 Series

MI0800 PROCESSOR FAMILY

PHASE-LOCKED LOOP COMPONENTS

